blob: a04eccbc78e8aba124bcd5789a0e40c27ce3a230 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
|
/* SPDX-License-Identifier: GPL-2.0 */
/* cavium_ptp.h - PTP 1588 clock on Cavium hardware
* Copyright (c) 2003-2015, 2017 Cavium, Inc.
*/
#ifndef CAVIUM_PTP_H
#define CAVIUM_PTP_H
#include <linux/ptp_clock_kernel.h>
#include <linux/timecounter.h>
struct cavium_ptp {
struct pci_dev *pdev;
/* Serialize access to cycle_counter, time_counter and hw_registers */
spinlock_t spin_lock;
struct cyclecounter cycle_counter;
struct timecounter time_counter;
void __iomem *reg_base;
u32 clock_rate;
struct ptp_clock_info ptp_info;
struct ptp_clock *ptp_clock;
};
#if IS_ENABLED(CONFIG_CAVIUM_PTP)
struct cavium_ptp *cavium_ptp_get(void);
void cavium_ptp_put(struct cavium_ptp *ptp);
static inline u64 cavium_ptp_tstamp2time(struct cavium_ptp *ptp, u64 tstamp)
{
unsigned long flags;
u64 ret;
spin_lock_irqsave(&ptp->spin_lock, flags);
ret = timecounter_cyc2time(&ptp->time_counter, tstamp);
spin_unlock_irqrestore(&ptp->spin_lock, flags);
return ret;
}
static inline int cavium_ptp_clock_index(struct cavium_ptp *clock)
{
return ptp_clock_index(clock->ptp_clock);
}
#else
static inline struct cavium_ptp *cavium_ptp_get(void)
{
return ERR_PTR(-ENODEV);
}
static inline void cavium_ptp_put(struct cavium_ptp *ptp) {}
static inline u64 cavium_ptp_tstamp2time(struct cavium_ptp *ptp, u64 tstamp)
{
return 0;
}
static inline int cavium_ptp_clock_index(struct cavium_ptp *clock)
{
return -1;
}
#endif
#endif
|
