aboutsummaryrefslogtreecommitdiffstats
path: root/accel (follow)
Commit message (Expand)AuthorAgeFilesLines
...
* | KVM: Provide helper to sync dirty bitmap from slot to ramblockPeter Xu2021-05-261-20/+17
* | KVM: Provide helper to get kvm dirty logPeter Xu2021-05-261-22/+30
* | KVM: Create the KVMSlot dirty bitmap on flag changesPeter Xu2021-05-261-14/+9
* | KVM: Use a big lock to replace per-kml slots_lockPeter Xu2021-05-261-15/+18
* | KVM: do not allow setting properties at runtimePaolo Bonzini2021-05-261-1/+12
|/
* accel/tlb: Rename tlb_flush_[page_bits > range]_by_mmuidx_async_[2 > 1]Richard Henderson2021-05-251-6/+6
* accel/tcg: Rename tlb_flush_page_bits -> range]_by_mmuidx_async_0Richard Henderson2021-05-251-6/+5
* accel/tlb: Add tlb_flush_range_by_mmuidx_all_cpus_synced()Richard Henderson2021-05-251-7/+20
* accel/tcg: Add tlb_flush_range_by_mmuidx_all_cpus()Richard Henderson2021-05-251-7/+17
* accel/tcg: Add tlb_flush_range_by_mmuidx()Richard Henderson2021-05-251-5/+15
* accel/tcg: Remove {encode,decode}_pbm_to_runonRichard Henderson2021-05-251-66/+20
* accel/tlb: Rename TLBFlushPageBitsByMMUIdxData -> TLBFlushRangeDataRichard Henderson2021-05-251-12/+12
* accel/tcg: Pass length argument to tlb_flush_range_locked()Richard Henderson2021-05-251-15/+33
* accel/tcg: Replace g_new() + memcpy() by g_memdup()Richard Henderson2021-05-251-11/+4
* accel/tcg: Assert that tb->size != 0 after translationIlya Leoshkevich2021-05-201-0/+1
* Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210516' into stagingPeter Maydell2021-05-181-2/+9
|\
| * accel/tcg: Align data dumped at end of TBPhilippe Mathieu-Daudé2021-05-161-2/+9
* | accel/tcg: Use add/sub overflow routines in tcg-runtime-gvec.cRichard Henderson2021-05-161-20/+16
|/
* accel: add init_accel_cpu for adapting accel behavior to CPU typeClaudio Fontana2021-05-101-0/+13
* accel-cpu: make cpu_realizefn return a boolClaudio Fontana2021-05-101-3/+3
* accel: introduce new accessor functionsClaudio Fontana2021-05-101-0/+19
* Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into stagingPeter Maydell2021-05-061-0/+3
|\
| * Add NVMM accelerator: configure and build logicReinoud Zandijk2021-05-041-0/+3
* | Do not include exec/address-spaces.h if it's not really necessaryThomas Huth2021-05-022-2/+0
* | Do not include cpu.h if it's not really necessaryThomas Huth2021-05-029-9/+0
* | Do not include hw/boards.h if it's not really necessaryThomas Huth2021-05-023-3/+0
* | Do not include sysemu/sysemu.h if it's not really necessaryThomas Huth2021-05-022-2/+0
* | accel: kvm: clarify that extra exit data is hexadecimalDavid Edmondson2021-05-021-1/+1
|/
* accel/tcg: avoid re-translating one-shot instructionsAlex Bennée2021-04-171-1/+1
* accel/tcg: Preserve PAGE_ANON when changing page permissionsRichard Henderson2021-04-121-2/+7
* Revert "accel: kvm: Add aligment assert for kvm_log_clear_one_slot"Paolo Bonzini2021-03-161-7/+0
* accel: kvm: Fix kvm_type invocationAndrew Jones2021-03-121-0/+2
* Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-for-6.0-pull-request' into stagingPeter Maydell2021-03-111-1/+1
|\
| * sysemu: Let VMChangeStateHandler take boolean 'running' argumentPhilippe Mathieu-Daudé2021-03-091-1/+1
* | Merge remote-tracking branch 'remotes/thuth-gitlab/tags/pull-request-2021-03-09' into stagingPeter Maydell2021-03-101-1/+0
|\ \ | |/ |/|
| * qtest: delete superfluous inclusions of qtest.hChen Qun2021-03-091-1/+0
* | Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210306' into stagingPeter Maydell2021-03-087-31/+41
|\ \ | |/ |/|
| * accel/tcg: Precompute curr_cflags into cpu->tcg_cflagsRichard Henderson2021-03-066-10/+11
| * accel/tcg: drop the use of CF_HASH_MASK and rename paramsAlex Bennée2021-03-063-12/+14
| * accel/tcg: move CF_CLUSTER calculation to curr_cflagsAlex Bennée2021-03-063-9/+8
| * accel/tcg: rename tb_lookup__cpu_state and hoist state extractionAlex Bennée2021-03-062-3/+11
* | accel: kvm: Add aligment assert for kvm_log_clear_one_slotKeqian Zhu2021-03-061-0/+7
* | accel: kvm: Fix memory waste under mismatch page sizeKeqian Zhu2021-03-061-1/+5
|/
* accel/tcg: allow plugin instrumentation to be disable via cflagsAlex Bennée2021-02-183-11/+15
* accel/tcg: remove CF_NOCACHE and special casesAlex Bennée2021-02-181-36/+15
* accel/tcg: re-factor non-RAM execution codeAlex Bennée2021-02-181-15/+15
* accel/tcg: cache single instruction TB on pending replay exceptionAlex Bennée2021-02-181-40/+4
* accel/tcg: actually cache our partial icount TBAlex Bennée2021-02-181-8/+9
* target/sh4: Create superh_io_recompile_replay_branchRichard Henderson2021-02-181-12/+0
* target/mips: Create mips_io_recompile_replay_branchRichard Henderson2021-02-181-10/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.