<feed xmlns='http://www.w3.org/2005/Atom'>
<title>wireguard-linux/arch/c6x/platforms/plldata.c, branch jd/unified-crypt-queue</title>
<subtitle>WireGuard for the Linux kernel</subtitle>
<id>https://git.zx2c4.com/wireguard-linux/atom/arch/c6x/platforms/plldata.c?h=jd%2Funified-crypt-queue</id>
<link rel='self' href='https://git.zx2c4.com/wireguard-linux/atom/arch/c6x/platforms/plldata.c?h=jd%2Funified-crypt-queue'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/'/>
<updated>2019-06-19T15:09:55Z</updated>
<entry>
<title>treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500</title>
<updated>2019-06-19T15:09:55Z</updated>
<author>
<name>Thomas Gleixner</name>
<email>tglx@linutronix.de</email>
</author>
<published>2019-06-04T08:11:33Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=d2912cb15bdda8ba4a5dd73396ad62641af2f520'/>
<id>urn:sha1:d2912cb15bdda8ba4a5dd73396ad62641af2f520</id>
<content type='text'>
Based on 2 normalized pattern(s):

  this program is free software you can redistribute it and or modify
  it under the terms of the gnu general public license version 2 as
  published by the free software foundation

  this program is free software you can redistribute it and or modify
  it under the terms of the gnu general public license version 2 as
  published by the free software foundation #

extracted by the scancode license scanner the SPDX license identifier

  GPL-2.0-only

has been chosen to replace the boilerplate/reference in 4122 file(s).

Signed-off-by: Thomas Gleixner &lt;tglx@linutronix.de&gt;
Reviewed-by: Enrico Weigelt &lt;info@metux.net&gt;
Reviewed-by: Kate Stewart &lt;kstewart@linuxfoundation.org&gt;
Reviewed-by: Allison Randal &lt;allison@lohutok.net&gt;
Cc: linux-spdx@vger.kernel.org
Link: https://lkml.kernel.org/r/20190604081206.933168790@linutronix.de
Signed-off-by: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;
</content>
</entry>
<entry>
<title>c6x: fix platforms/plldata.c get_coreid build error</title>
<updated>2018-04-10T13:58:38Z</updated>
<author>
<name>Randy Dunlap</name>
<email>rdunlap@infradead.org</email>
</author>
<published>2018-01-19T19:19:33Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=319938bd6f07e59ba55dff0abb3b51f5230a8f24'/>
<id>urn:sha1:319938bd6f07e59ba55dff0abb3b51f5230a8f24</id>
<content type='text'>
Fix build error reported by the 0day bot by including the header
file for that macro.

Fixes this build error: (should fix; not tested)
arch/c6x/platforms/plldata.c: In function 'c6472_setup_clocks':
arch/c6x/platforms/plldata.c:279:33: error: implicit declaration of function 'get_coreid'; did you mean 'get_order'? [-Werror=implicit-function-declaration]
      c6x_core_clk.parent = &amp;sysclks[get_coreid() + 1];

Reported-by: Fengguang Wu &lt;fengguang.wu@intel.com&gt;
Cc: Mark Salter &lt;msalter@redhat.com&gt;
Cc: Aurelien Jacquiot &lt;jacquiot.aurelien@gmail.com&gt;
Cc: linux-c6x-dev@linux-c6x.org
Cc: Ingo Molnar &lt;mingo@kernel.org&gt;

Signed-off-by: Randy Dunlap &lt;rdunlap@infradead.org&gt;
Signed-off-by: Mark Salter &lt;msalter@redhat.com&gt;
</content>
</entry>
<entry>
<title>c6x: Convert to using %pOF instead of full_name</title>
<updated>2017-08-24T13:35:40Z</updated>
<author>
<name>Rob Herring</name>
<email>robh@kernel.org</email>
</author>
<published>2017-07-18T21:42:43Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=636d42117800db1a994726fcf017e3633db832a5'/>
<id>urn:sha1:636d42117800db1a994726fcf017e3633db832a5</id>
<content type='text'>
Now that we have a custom printf format specifier, convert users of
full_name to use %pOF instead. This is preparation to remove storing
of the full path string for each node.

Signed-off-by: Rob Herring &lt;robh@kernel.org&gt;
Cc: Mark Salter &lt;msalter@redhat.com&gt;
Cc: Aurelien Jacquiot &lt;a-jacquiot@ti.com&gt;
Cc: linux-c6x-dev@linux-c6x.org
Signed-off-by: Mark Salter &lt;msalter@redhat.com&gt;
</content>
</entry>
<entry>
<title>C6X: add basic support for TMS320C6678 SoC</title>
<updated>2012-07-19T03:52:31Z</updated>
<author>
<name>Ken Cox</name>
<email>jkc@redhat.com</email>
</author>
<published>2012-07-19T03:19:10Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=dbe91a2e6e53aa85efa0aac86e3a22ba95f8b85f'/>
<id>urn:sha1:dbe91a2e6e53aa85efa0aac86e3a22ba95f8b85f</id>
<content type='text'>
This patch adds support for the TMS320C6678 SoC on an EVMC6678LE
evaluation board. The 6678 is a C66x family CPU which is very similar
to the already supported C64x CPUs with the addition of floating point
instructions.

Signed-off-by: Ken Cox &lt;jkc@redhat.com&gt;
Signed-off-by: Mark Salter &lt;msalter@redhat.com&gt;
CC: Aurelien Jacquiot &lt;a-jacquiot@ti.com&gt;
CC: linux-c6x-dev@linux-c6x.org
</content>
</entry>
<entry>
<title>C6X: clocks</title>
<updated>2011-10-06T23:48:07Z</updated>
<author>
<name>Mark Salter</name>
<email>msalter@redhat.com</email>
</author>
<published>2011-10-04T15:10:50Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=81ec98898188639ac53413605681b3e3bb0a2ff1'/>
<id>urn:sha1:81ec98898188639ac53413605681b3e3bb0a2ff1</id>
<content type='text'>
The C6X SoCs contain several PLL controllers each with up to 16 clock outputs
feeding into the cores or peripheral clock domains. The hardware is very similar
to arm/mach-davinci clocks. This is still a work in progress which needs to be
updated once device tree clock binding changes shake out.

Signed-off-by: Mark Salter &lt;msalter@redhat.com&gt;
Signed-off-by: Aurelien Jacquiot &lt;a-jacquiot@ti.com&gt;
Acked-by: Arnd Bergmann &lt;arnd@arndb.de&gt;
</content>
</entry>
</feed>
