<feed xmlns='http://www.w3.org/2005/Atom'>
<title>wireguard-linux/drivers/char/drm, branch stable</title>
<subtitle>WireGuard for the Linux kernel</subtitle>
<id>https://git.zx2c4.com/wireguard-linux/atom/drivers/char/drm?h=stable</id>
<link rel='self' href='https://git.zx2c4.com/wireguard-linux/atom/drivers/char/drm?h=stable'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/'/>
<updated>2008-07-14T00:45:01Z</updated>
<entry>
<title>drm: reorganise drm tree to be more future proof.</title>
<updated>2008-07-14T00:45:01Z</updated>
<author>
<name>Dave Airlie</name>
<email>airlied@redhat.com</email>
</author>
<published>2008-05-29T00:09:59Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=c0e09200dc0813972442e550a5905a132768e56c'/>
<id>urn:sha1:c0e09200dc0813972442e550a5905a132768e56c</id>
<content type='text'>
With the coming of kernel based modesetting and the memory manager stuff,
the everything in one directory approach was getting very ugly and
starting to be unmanageable.

This restructures the drm along the lines of other kernel components.

It creates a drivers/gpu/drm directory and moves the hw drivers into
subdirectores. It moves the includes into an include/drm, and
sets up the unifdef for the userspace headers we should be exporting.

Signed-off-by: Dave Airlie &lt;airlied@redhat.com&gt;
</content>
</entry>
<entry>
<title>DRM/i915: only use tiled blits on 965+</title>
<updated>2008-07-03T01:42:23Z</updated>
<author>
<name>Jesse Barnes</name>
<email>jbarnes@virtuousgeek.org</email>
</author>
<published>2008-07-01T19:32:52Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=3d25802e3ba7c82457b5c12bbfeefe391d8a333e'/>
<id>urn:sha1:3d25802e3ba7c82457b5c12bbfeefe391d8a333e</id>
<content type='text'>
When scheduled swaps occur, we need to blit between front &amp; back
buffers.  If the buffers are tiled, we need to set the appropriate
XY_SRC_COPY tile bit, but only on 965 chips, since it will cause
corruption on pre-965 (e.g. 945).

Bug reported by and fix tested by Tomas Janousek &lt;tomi@nomi.cz&gt;.

Signed-off-by: Jesse Barnes &lt;jbarnes@virtuousgeek.org&gt;
Acked-by: Dave Airlie &lt;airlied@linux.ie&gt;
Signed-off-by: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;
</content>
</entry>
<entry>
<title>enable bus mastering on i915 at resume time</title>
<updated>2008-06-24T18:17:25Z</updated>
<author>
<name>Jie Luo</name>
<email>clotho67@gmail.com</email>
</author>
<published>2008-06-24T17:38:31Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=ea7b44c8e6baa1a4507f05ba2c0009ac21c3fe0b'/>
<id>urn:sha1:ea7b44c8e6baa1a4507f05ba2c0009ac21c3fe0b</id>
<content type='text'>
On 9xx chips, bus mastering needs to be enabled at resume time for much of the
chip to function.  With this patch, vblank interrupts will work as expected
on resume, along with other chip functions.   Fixes kernel bugzilla #10844.

Signed-off-by: Jie Luo &lt;clotho67@gmail.com&gt;
Signed-off-by: Jesse Barnes &lt;jbarnes@virtuousgeek.org&gt;
Signed-off-by: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;
</content>
</entry>
<entry>
<title>drm: only trust core drm ioctls - driver ioctls are a mess.</title>
<updated>2008-06-20T05:42:38Z</updated>
<author>
<name>Dave Airlie</name>
<email>airlied@redhat.com</email>
</author>
<published>2008-06-20T05:42:38Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=858a3685bcf3ac199128e4aa85eaae2fb9d191b5'/>
<id>urn:sha1:858a3685bcf3ac199128e4aa85eaae2fb9d191b5</id>
<content type='text'>
So driver ioctls need a full auditing before we can make this change.

Signed-off-by: Dave Airlie &lt;airlied@redhat.com&gt;
</content>
</entry>
<entry>
<title>drm/i915: add support for Intel series 4 chipsets.</title>
<updated>2008-06-20T02:12:56Z</updated>
<author>
<name>Zhenyu Wang</name>
<email>zhenyu.z.wang@intel.com</email>
</author>
<published>2008-06-20T02:12:56Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=d3adbc0c582b767ba1561ffa38313e905cc917ea'/>
<id>urn:sha1:d3adbc0c582b767ba1561ffa38313e905cc917ea</id>
<content type='text'>
Signed-off-by: Zhenyu Wang &lt;zhenyu.z.wang@intel.com&gt;
Signed-off-by: Dave Airlie &lt;airlied@redhat.com&gt;
</content>
</entry>
<entry>
<title>drm/radeon: add hier-z registers for r300 and r500 chipsets</title>
<updated>2008-06-19T03:01:58Z</updated>
<author>
<name>Dave Airlie</name>
<email>airlied@redhat.com</email>
</author>
<published>2008-06-19T03:01:58Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=21efa2bac91b8d12064617c5a35492ec982544eb'/>
<id>urn:sha1:21efa2bac91b8d12064617c5a35492ec982544eb</id>
<content type='text'>
</content>
</entry>
<entry>
<title>drm/radeon: use DSTCACHE_CTLSTAT rather than RB2D_DSTCACHE_CTLSTAT</title>
<updated>2008-06-19T02:39:23Z</updated>
<author>
<name>Alex Deucher</name>
<email>alex@botchco.com</email>
</author>
<published>2008-06-19T02:39:23Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=5e35eff13f7dd0f5c1d82b3b4708b2f7a5f44113'/>
<id>urn:sha1:5e35eff13f7dd0f5c1d82b3b4708b2f7a5f44113</id>
<content type='text'>
According to the hw guys, you should use DSTCACHE_CTLSTAT to flush
the 2D dst cache rather than RB2D_DSTCACHE_CTLSTAT.

Signed-off-by: Dave Airlie &lt;airlied@redhat.com&gt;
</content>
</entry>
<entry>
<title>drm/radeon: switch IGP gart to use radeon_write_agp_base()</title>
<updated>2008-06-19T02:38:29Z</updated>
<author>
<name>Alex Deucher</name>
<email>alex@botchco.com</email>
</author>
<published>2008-06-19T02:38:29Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=5cfb6956073a9e42d44a26790b7800980634d037'/>
<id>urn:sha1:5cfb6956073a9e42d44a26790b7800980634d037</id>
<content type='text'>
Signed-off-by: Dave Airlie &lt;airlied@redhat.com&gt;
</content>
</entry>
<entry>
<title>drm/radeon: Restore sw interrupt on resume</title>
<updated>2008-06-19T02:36:55Z</updated>
<author>
<name>Dennis Kasprzyk</name>
<email>onestone@opencompositing.org</email>
</author>
<published>2008-06-19T02:36:55Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=7ecabc53a29bb31689fa1852a926e021179a64a6'/>
<id>urn:sha1:7ecabc53a29bb31689fa1852a926e021179a64a6</id>
<content type='text'>
Fixes performance drop after suspend/resume on some systems.

Signed-off-by: Dave Airlie &lt;airlied@redhat.com&gt;
</content>
</entry>
<entry>
<title>drm/r500: add support for AGP based cards.</title>
<updated>2008-06-19T01:40:44Z</updated>
<author>
<name>Dave Airlie</name>
<email>airlied@redhat.com</email>
</author>
<published>2008-06-19T01:40:44Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=70b13d510fc9d137e362b7db3ac5b14b50d78477'/>
<id>urn:sha1:70b13d510fc9d137e362b7db3ac5b14b50d78477</id>
<content type='text'>
AGP registers weren't programmed properly for r500 cards.

Signed-off-by: Dave Airlie &lt;airlied@redhat.com&gt;
</content>
</entry>
</feed>
