<feed xmlns='http://www.w3.org/2005/Atom'>
<title>wireguard-linux/drivers/hwmon, branch jd/unified-crypt-queue</title>
<subtitle>WireGuard for the Linux kernel</subtitle>
<id>https://git.zx2c4.com/wireguard-linux/atom/drivers/hwmon?h=jd%2Funified-crypt-queue</id>
<link rel='self' href='https://git.zx2c4.com/wireguard-linux/atom/drivers/hwmon?h=jd%2Funified-crypt-queue'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/'/>
<updated>2020-04-10T22:36:22Z</updated>
<entry>
<title>change email address for Pali Rohár</title>
<updated>2020-04-10T22:36:22Z</updated>
<author>
<name>Pali Rohár</name>
<email>pali@kernel.org</email>
</author>
<published>2020-04-10T21:34:00Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=149ed3d404c9bd00f0fadc35215a9e7a54c5cfd0'/>
<id>urn:sha1:149ed3d404c9bd00f0fadc35215a9e7a54c5cfd0</id>
<content type='text'>
For security reasons I stopped using gmail account and kernel address is
now up-to-date alias to my personal address.

People periodically send me emails to address which they found in source
code of drivers, so this change reflects state where people can contact
me.

[ Added .mailmap entry as per Joe Perches  - Linus ]
Signed-off-by: Pali Rohár &lt;pali@kernel.org&gt;
Signed-off-by: Andrew Morton &lt;akpm@linux-foundation.org&gt;
Cc: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;
Cc: Joe Perches &lt;joe@perches.com&gt;
Link: http://lkml.kernel.org/r/20200307104237.8199-1-pali@kernel.org
Signed-off-by: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;
</content>
</entry>
<entry>
<title>Merge branch 'perf-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip</title>
<updated>2020-03-30T23:40:08Z</updated>
<author>
<name>Linus Torvalds</name>
<email>torvalds@linux-foundation.org</email>
</author>
<published>2020-03-30T23:40:08Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=9b82f05f869a823d43ea4186f5f732f2924d3693'/>
<id>urn:sha1:9b82f05f869a823d43ea4186f5f732f2924d3693</id>
<content type='text'>
Pull perf updates from Ingo Molnar:
 "The main changes in this cycle were:

  Kernel side changes:

   - A couple of x86/cpu cleanups and changes were grandfathered in due
     to patch dependencies. These clean up the set of CPU model/family
     matching macros with a consistent namespace and C99 initializer
     style.

   - A bunch of updates to various low level PMU drivers:
       * AMD Family 19h L3 uncore PMU
       * Intel Tiger Lake uncore support
       * misc fixes to LBR TOS sampling

   - optprobe fixes

   - perf/cgroup: optimize cgroup event sched-in processing

   - misc cleanups and fixes

  Tooling side changes are to:

   - perf {annotate,expr,record,report,stat,test}

   - perl scripting

   - libapi, libperf and libtraceevent

   - vendor events on Intel and S390, ARM cs-etm

   - Intel PT updates

   - Documentation changes and updates to core facilities

   - misc cleanups, fixes and other enhancements"

* 'perf-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip: (89 commits)
  cpufreq/intel_pstate: Fix wrong macro conversion
  x86/cpu: Cleanup the now unused CPU match macros
  hwrng: via_rng: Convert to new X86 CPU match macros
  crypto: Convert to new CPU match macros
  ASoC: Intel: Convert to new X86 CPU match macros
  powercap/intel_rapl: Convert to new X86 CPU match macros
  PCI: intel-mid: Convert to new X86 CPU match macros
  mmc: sdhci-acpi: Convert to new X86 CPU match macros
  intel_idle: Convert to new X86 CPU match macros
  extcon: axp288: Convert to new X86 CPU match macros
  thermal: Convert to new X86 CPU match macros
  hwmon: Convert to new X86 CPU match macros
  platform/x86: Convert to new CPU match macros
  EDAC: Convert to new X86 CPU match macros
  cpufreq: Convert to new X86 CPU match macros
  ACPI: Convert to new X86 CPU match macros
  x86/platform: Convert to new CPU match macros
  x86/kernel: Convert to new CPU match macros
  x86/kvm: Convert to new CPU match macros
  x86/perf/events: Convert to new CPU match macros
  ...
</content>
</entry>
<entry>
<title>Merge branch 'x86/cpu' into perf/core, to resolve conflict</title>
<updated>2020-03-25T14:20:44Z</updated>
<author>
<name>Ingo Molnar</name>
<email>mingo@kernel.org</email>
</author>
<published>2020-03-25T14:20:44Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=629b3df7ecb01fddfdf71cb5d3c563d143117c33'/>
<id>urn:sha1:629b3df7ecb01fddfdf71cb5d3c563d143117c33</id>
<content type='text'>
Conflicts:
	arch/x86/events/intel/uncore.c

Signed-off-by: Ingo Molnar &lt;mingo@kernel.org&gt;
</content>
</entry>
<entry>
<title>hwmon: Convert to new X86 CPU match macros</title>
<updated>2020-03-24T20:33:36Z</updated>
<author>
<name>Thomas Gleixner</name>
<email>tglx@linutronix.de</email>
</author>
<published>2020-03-20T13:13:57Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=5cfc7ac7c1bf6014e9d22c41a724258d6c37a471'/>
<id>urn:sha1:5cfc7ac7c1bf6014e9d22c41a724258d6c37a471</id>
<content type='text'>
The new macro set has a consistent namespace and uses C99 initializers
instead of the grufty C89 ones.

Signed-off-by: Thomas Gleixner &lt;tglx@linutronix.de&gt;
Signed-off-by: Borislav Petkov &lt;bp@suse.de&gt;
Reviewed-by: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;
Link: https://lkml.kernel.org/r/20200320131509.859324598@linutronix.de
</content>
</entry>
<entry>
<title>hwmon: (pmbus) add support for 2nd Gen Renesas digital multiphase</title>
<updated>2020-03-22T23:42:21Z</updated>
<author>
<name>Grant Peltier</name>
<email>grantpeltier93@gmail.com</email>
</author>
<published>2020-03-20T16:16:21Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=f621d61fd59f402ff3d24f4161e6b782e3be31a6'/>
<id>urn:sha1:f621d61fd59f402ff3d24f4161e6b782e3be31a6</id>
<content type='text'>
Extend the isl68137 driver to provide support for 2nd generation Renesas
digital multiphase voltage regulators.

Signed-off-by: Grant Peltier &lt;grantpeltier93@gmail.com&gt;
Link: https://lore.kernel.org/r/62c000adf0108aeb65d3f275f28eb26b690384aa.1584720563.git.grantpeltier93@gmail.com
[groeck: Adjusted for new PMBus API function parameters]
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (pmbus/ibm-cffps) Add another PSU CCIN to version detection</title>
<updated>2020-03-15T13:38:59Z</updated>
<author>
<name>Eddie James</name>
<email>eajames@linux.ibm.com</email>
</author>
<published>2020-03-11T17:43:10Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=b1fbe673b89e88adae0800ab8bef69854be58720'/>
<id>urn:sha1:b1fbe673b89e88adae0800ab8bef69854be58720</id>
<content type='text'>
There is an additional CCIN for the IBM CFFPS that may be classifed as
either version one or version two, based upon the rest of the bits of
the CCIN. Add support for it in the version detection.

Signed-off-by: Eddie James &lt;eajames@linux.ibm.com&gt;
Link: https://lore.kernel.org/r/1583948590-17220-1-git-send-email-eajames@linux.ibm.com
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (nct7904) Fix the incorrect quantity for fan &amp; temp attributes</title>
<updated>2020-03-15T13:36:34Z</updated>
<author>
<name>Amy Shih</name>
<email>amy.shih@advantech.com.tw</email>
</author>
<published>2020-03-12T02:49:34Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=02fc3c7cc73c7ebefbbe88ce6d9447577c4f6127'/>
<id>urn:sha1:02fc3c7cc73c7ebefbbe88ce6d9447577c4f6127</id>
<content type='text'>
nct7904d supports 12 fan tachometers input and 13 temperatures
(TEMP_CH1~4 and LTD + DTS TCPU1~8), fix the quantity for fan &amp; temp
attributes.

Signed-off-by: Amy Shih &lt;amy.shih@advantech.com.tw&gt;
Link: https://lore.kernel.org/r/20200312024934.3533-1-Amy.Shih@advantech.com.tw
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (ibmpowernv) Use scnprintf() for avoiding potential buffer overflow</title>
<updated>2020-03-11T15:09:31Z</updated>
<author>
<name>Takashi Iwai</name>
<email>tiwai@suse.de</email>
</author>
<published>2020-03-11T07:39:44Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=6a096871b2bedd524ce706aa687de4f7145f535c'/>
<id>urn:sha1:6a096871b2bedd524ce706aa687de4f7145f535c</id>
<content type='text'>
Since snprintf() returns the would-be-output size instead of the
actual output size, the succeeding calls may go beyond the given
buffer limit.  Fix it by replacing with scnprintf().

Signed-off-by: Takashi Iwai &lt;tiwai@suse.de&gt;
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (adt7475) Add support for inverting pwm output</title>
<updated>2020-03-09T03:35:48Z</updated>
<author>
<name>Chris Packham</name>
<email>chris.packham@alliedtelesis.co.nz</email>
</author>
<published>2020-02-27T08:46:42Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=86da28eed4fbc64dfdc386337f6cbac36c9c1ed2'/>
<id>urn:sha1:86da28eed4fbc64dfdc386337f6cbac36c9c1ed2</id>
<content type='text'>
Add a "adi,pwm-active-state" device-tree property to allow hardware
designs to use inverted logic on the PWM output.

Signed-off-by: Chris Packham &lt;chris.packham@alliedtelesis.co.nz&gt;
[groeck: dev_err -&gt; dev_warn]
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (adt7475) Add attenuator bypass support</title>
<updated>2020-03-09T03:35:47Z</updated>
<author>
<name>Logan Shaw</name>
<email>logan.shaw@alliedtelesis.co.nz</email>
</author>
<published>2020-02-27T08:46:41Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=2ecff39791bd3b33c8dcf0d241fa740dba7b79e6'/>
<id>urn:sha1:2ecff39791bd3b33c8dcf0d241fa740dba7b79e6</id>
<content type='text'>
Added support for reading DTS properties to set attenuators on
device probe for the ADT7473, ADT7475, ADT7476, and ADT7490.

Signed-off-by: Logan Shaw &lt;logan.shaw@alliedtelesis.co.nz&gt;
Signed-off-by: Chris Packham &lt;chris.packham@alliedtelesis.co.nz&gt;
[groeck: Continuation line formatting; dev_err -&gt; dev_warn]
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
</feed>
