<feed xmlns='http://www.w3.org/2005/Atom'>
<title>wireguard-linux/include/asm-mips/time.h, branch stable</title>
<subtitle>WireGuard for the Linux kernel</subtitle>
<id>https://git.zx2c4.com/wireguard-linux/atom/include/asm-mips/time.h?h=stable</id>
<link rel='self' href='https://git.zx2c4.com/wireguard-linux/atom/include/asm-mips/time.h?h=stable'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/'/>
<updated>2008-10-11T15:18:52Z</updated>
<entry>
<title>MIPS: Move headfiles to new location below arch/mips/include</title>
<updated>2008-10-11T15:18:52Z</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2008-09-16T17:48:51Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=384740dc49ea651ba350704d13ff6be9976e37fe'/>
<id>urn:sha1:384740dc49ea651ba350704d13ff6be9976e37fe</id>
<content type='text'>
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>[MIPS] Clocksource: Only install r4k counter as clocksource if present.</title>
<updated>2008-03-12T14:14:42Z</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2008-03-12T13:58:10Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=69e634f1e27c8e5b954ea4be2d05dd744cabc0bc'/>
<id>urn:sha1:69e634f1e27c8e5b954ea4be2d05dd744cabc0bc</id>
<content type='text'>
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>[MIPS] time: remove unused mips_timer_state()</title>
<updated>2008-01-29T10:15:00Z</updated>
<author>
<name>Yoichi Yuasa</name>
<email>yoichi_yuasa@tripeaks.co.jp</email>
</author>
<published>2007-12-09T12:19:36Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=c9662341f8a09cffd7234a89cc066c342fe343bf'/>
<id>urn:sha1:c9662341f8a09cffd7234a89cc066c342fe343bf</id>
<content type='text'>
Signed-off-by: Yoichi Yuasa &lt;yoichi_yuasa@tripeaks.co.jp&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>[MIPS] Only build r4k clocksource for systems that work ok with it.</title>
<updated>2007-11-26T17:26:14Z</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2007-11-24T22:33:28Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=940f6b48a130e0a33cb8bd397dd0e277166470ad'/>
<id>urn:sha1:940f6b48a130e0a33cb8bd397dd0e277166470ad</id>
<content type='text'>
In particular as-is it's not suited for multicore and mutiprocessors
systems where there is on guarantee that the counter are synchronized
or running from the same clock at all.  This broke Sibyte and probably
others since the "[MIPS] Handle R4000/R4400 mfc0 from count register."
commit.

Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>[MIPS] Handle R4000/R4400 mfc0 from count register.</title>
<updated>2007-11-26T17:26:14Z</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2007-11-21T16:39:44Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=5aa85c9fc49a6ce44dc10a42e2011bbde9dc445a'/>
<id>urn:sha1:5aa85c9fc49a6ce44dc10a42e2011bbde9dc445a</id>
<content type='text'>
The R4000 and R4400 have an errata where if the cp0 count register is read
in the exact moment when it matches the compare register no interrupt will
be generated.

This bug may be triggered if the cp0 count register is being used as
clocksource and the compare interrupt as clockevent.  So a simple
workaround is to avoid using the compare for both facilities on the
affected CPUs.

This is different from the workaround suggested in the old errata documents;
at some opportunity probably the official version should be implemented
and tested.  Another thing to find out is which processor versions
exactly are affected.  I only have errata documents upto R4400 V3.0
available so for the moment the code treats all R4000 and R4400 as broken.

This is potencially a problem for some machines that have no other decent
clocksource available; this workaround will cause them to fall back to
another clocksource, worst case the "jiffies" source.
</content>
</entry>
<entry>
<title>[MIPS] time: Code cleanups</title>
<updated>2007-11-02T16:13:46Z</updated>
<author>
<name>Atsushi Nemoto</name>
<email>anemo@mba.ocn.ne.jp</email>
</author>
<published>2007-10-30T16:21:03Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=d9eec1a5d6ae54b0f7562ffe07008a33ac39e8fe'/>
<id>urn:sha1:d9eec1a5d6ae54b0f7562ffe07008a33ac39e8fe</id>
<content type='text'>
* Do not include unnecessary headers.
* Do not mention time.README.
* Do not mention mips_timer_ack.
* Make clocksource_mips static.  It is now dedicated to c0_timer.
* Initialize clocksource_mips.read statically.
* Remove null_hpt_read.
* Remove an argument of plat_timer_setup.  It is just a placeholder.

Signed-off-by: Atsushi Nemoto &lt;anemo@mba.ocn.ne.jp&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>[MIPS] time: Remove now unused local_timer_interrupt.</title>
<updated>2007-11-02T16:13:46Z</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2007-10-30T14:24:51Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=1d0a909cfc41f17175023b939b28322e427746b4'/>
<id>urn:sha1:1d0a909cfc41f17175023b939b28322e427746b4</id>
<content type='text'>
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>[MIPS] time: Replace plat_timer_setup with modern APIs.</title>
<updated>2007-10-29T19:35:36Z</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2007-10-29T14:23:43Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=38760d40ca61b18b2809e9c28df8b3ff9af8a02b'/>
<id>urn:sha1:38760d40ca61b18b2809e9c28df8b3ff9af8a02b</id>
<content type='text'>
plat_timer_setup is no longer getting called.

Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>[MIPS] time: Remove declaration of plat_timer_setup, there is no caller.</title>
<updated>2007-10-29T19:35:34Z</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2007-10-26T12:23:02Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=0d0cc920de658126560938a01f12e6e8ca7d5bcd'/>
<id>urn:sha1:0d0cc920de658126560938a01f12e6e8ca7d5bcd</id>
<content type='text'>
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>[MIPS] time: Helpers to compute clocksource/event shift and mult values.</title>
<updated>2007-10-19T17:15:57Z</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2007-10-19T07:13:08Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-linux/commit/?id=93c846f9047f392fc2335668a5234edfbddb7cdc'/>
<id>urn:sha1:93c846f9047f392fc2335668a5234edfbddb7cdc</id>
<content type='text'>
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
</feed>
