aboutsummaryrefslogtreecommitdiffstatshomepage
diff options
context:
space:
mode:
authorWadim Egorov <w.egorov@phytec.de>2025-01-31 10:35:31 +0100
committerVignesh Raghavendra <vigneshr@ti.com>2025-03-02 18:43:33 +0530
commit4ad59ca98c2764ee2a58e48c96338b6fb88ce85a (patch)
tree358c659755dfb43b325f5a7ca3319ae3370a8104
parentarm64: dts: ti: k3-am64-phycore-som: Reserve RTOS IPC memory (diff)
downloadwireguard-linux-4ad59ca98c2764ee2a58e48c96338b6fb88ce85a.tar.xz
wireguard-linux-4ad59ca98c2764ee2a58e48c96338b6fb88ce85a.zip
arm64: dts: ti: k3-am62-phycore-som: Reserve RTOS IPC memory
Reserve a portion of memory for inter-processor communication between all remote processors running RTOS or baremetal firmware. Move ramoops to lower region so the IPC fits to the correct address. Signed-off-by: Wadim Egorov <w.egorov@phytec.de> Link: https://lore.kernel.org/r/20250131093531.1054924-2-w.egorov@phytec.de Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
Diffstat (limited to '')
-rw-r--r--arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi10
1 files changed, 8 insertions, 2 deletions
diff --git a/arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi b/arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi
index 2ef4cbaec789..4bffa8ce0410 100644
--- a/arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi
+++ b/arch/arm64/boot/dts/ti/k3-am62-phycore-som.dtsi
@@ -36,15 +36,21 @@
#size-cells = <2>;
ranges;
- ramoops@9ca00000 {
+ ramoops@9c700000 {
compatible = "ramoops";
- reg = <0x00 0x9ca00000 0x00 0x00100000>;
+ reg = <0x00 0x9c700000 0x00 0x00100000>;
record-size = <0x8000>;
console-size = <0x8000>;
ftrace-size = <0x00>;
pmsg-size = <0x8000>;
};
+ rtos_ipc_memory_region: ipc-memories@9c800000 {
+ compatible = "shared-dma-pool";
+ reg = <0x00 0x9c800000 0x00 0x00300000>;
+ no-map;
+ };
+
mcu_m4fss_dma_memory_region: m4f-dma-memory@9cb00000 {
compatible = "shared-dma-pool";
reg = <0x00 0x9cb00000 0x00 0x100000>;