aboutsummaryrefslogtreecommitdiffstatshomepage
diff options
context:
space:
mode:
authorCharlene Liu <Charlene.Liu@amd.com>2023-03-10 14:32:26 -0500
committerAlex Deucher <alexander.deucher@amd.com>2023-03-22 00:59:57 -0400
commit63bb1064a71d9372a643dbf1d00b736f203c867f (patch)
tree4cc2bbb3229aabb7bf8db197a864ed70307811c1
parentdrm/amd/display: Add CRC and DMUB test support (diff)
downloadwireguard-linux-63bb1064a71d9372a643dbf1d00b736f203c867f.tar.xz
wireguard-linux-63bb1064a71d9372a643dbf1d00b736f203c867f.zip
drm/amd/display: add missing code change init pix_per_cycle
[why] missing change when port to these two dcn version. Reviewed-by: Chris Park <Chris.Park@amd.com> Reviewed-by: Leo Ma <hanghong.ma@amd.com> Reviewed-by: Nicholas Kazlauskas <Nicholas.Kazlauskas@amd.com> Acked-by: Qingqing Zhuo <qingqing.zhuo@amd.com> Signed-off-by: Charlene Liu <Charlene.Liu@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
-rw-r--r--drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dio_stream_encoder.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dio_stream_encoder.c b/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dio_stream_encoder.c
index 89de64f18040..d05e7655f603 100644
--- a/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dio_stream_encoder.c
+++ b/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dio_stream_encoder.c
@@ -294,6 +294,7 @@ static void enc32_stream_encoder_dp_unblank(
|| is_dp_dig_pixel_rate_div_policy(dc, &param->timing)) {
/*this logic should be the same in get_pixel_clock_parameters() */
n_multiply = 1;
+ pix_per_cycle = 1;
}
/* M / N = Fstream / Flink
* m_vid / n_vid = pixel rate / link rate