aboutsummaryrefslogtreecommitdiffstatshomepage
diff options
context:
space:
mode:
authorKieran Bingham <kieran.bingham+renesas@ideasonboard.com>2018-04-27 23:02:20 +0100
committerSimon Horman <horms+renesas@verge.net.au>2018-05-16 10:45:10 +0200
commita1f23ed4539ef113397afa69bd227d8a561fb9ee (patch)
tree47cedc3f559ce4cb9a24fe1dff79918e037c250d
parentarm64: dts: renesas: r8a77965-salvator-x: Enable DU external clocks and HDMI (diff)
downloadwireguard-linux-a1f23ed4539ef113397afa69bd227d8a561fb9ee.tar.xz
wireguard-linux-a1f23ed4539ef113397afa69bd227d8a561fb9ee.zip
arm64: dts: renesas: r8a77965-salvator-xs: Enable DU external clocks and HDMI
The DU1 external dot clock is provided by the fixed frequency clock generator X21, while the DU0 and DU3 clocks are provided by the programmable Versaclock6 clock generator. Enable the clocks, and the HDMI encoder for the M3-N Salvator-XS, and hook it up to the HDMI connector Based on patches from Takeshi Kihara <takeshi.kihara.df@renesas.com> Signed-off-by: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com> Reviewed-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
-rw-r--r--arch/arm64/boot/dts/renesas/r8a77965-salvator-xs.dts28
1 files changed, 28 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/renesas/r8a77965-salvator-xs.dts b/arch/arm64/boot/dts/renesas/r8a77965-salvator-xs.dts
index a83a00deed9e..9de4e3db1621 100644
--- a/arch/arm64/boot/dts/renesas/r8a77965-salvator-xs.dts
+++ b/arch/arm64/boot/dts/renesas/r8a77965-salvator-xs.dts
@@ -19,3 +19,31 @@
reg = <0x0 0x48000000 0x0 0x78000000>;
};
};
+
+&du {
+ clocks = <&cpg CPG_MOD 724>,
+ <&cpg CPG_MOD 723>,
+ <&cpg CPG_MOD 721>,
+ <&versaclock6 1>,
+ <&x21_clk>,
+ <&versaclock6 2>;
+ clock-names = "du.0", "du.1", "du.3",
+ "dclkin.0", "dclkin.1", "dclkin.3";
+};
+
+&hdmi0 {
+ status = "okay";
+
+ ports {
+ port@1 {
+ reg = <1>;
+ rcar_dw_hdmi0_out: endpoint {
+ remote-endpoint = <&hdmi0_con>;
+ };
+ };
+ };
+};
+
+&hdmi0_con {
+ remote-endpoint = <&rcar_dw_hdmi0_out>;
+};