aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/Documentation/devicetree/bindings/interrupt-controller
diff options
context:
space:
mode:
authorGeert Uytterhoeven <geert+renesas@glider.be>2020-05-19 10:05:19 +0200
committerRob Herring <robh@kernel.org>2020-05-28 15:10:16 -0600
commitc95d5e138f4eb93a537bc588d3f8b899adcaf46c (patch)
treeb48bab5e5a9a7aca33e212d7a877cdd7e525bf82 /Documentation/devicetree/bindings/interrupt-controller
parentASoC: fsi: Add missing properties to DT bindings (diff)
downloadwireguard-linux-c95d5e138f4eb93a537bc588d3f8b899adcaf46c.tar.xz
wireguard-linux-c95d5e138f4eb93a537bc588d3f8b899adcaf46c.zip
dt-bindings: interrupt-controller: arm,gic: Document resets property
A generic GIC block embedded in an SoC may be connected to an on-SoC reset controller. Hence allow the DTS writer to describe this relation, by documenting the optional presence of a "reset" property. This gets rid of "make dtbs_check" warnings like: arch/arm/boot/dts/r8a7791-porter.dt.yaml: interrupt-controller@f1001000: 'resets' does not match any of the regexes: '^v2m@[0-9a-f]+$', 'pinctrl-[0-9]+' Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Rob Herring <robh@kernel.org>
Diffstat (limited to 'Documentation/devicetree/bindings/interrupt-controller')
-rw-r--r--Documentation/devicetree/bindings/interrupt-controller/arm,gic.yaml3
1 files changed, 3 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/interrupt-controller/arm,gic.yaml b/Documentation/devicetree/bindings/interrupt-controller/arm,gic.yaml
index 3ab258c82930..96f8803ff4e6 100644
--- a/Documentation/devicetree/bindings/interrupt-controller/arm,gic.yaml
+++ b/Documentation/devicetree/bindings/interrupt-controller/arm,gic.yaml
@@ -131,6 +131,9 @@ properties:
power-domains:
maxItems: 1
+ resets:
+ maxItems: 1
+
required:
- compatible
- reg