diff options
author | Geert Uytterhoeven <geert+renesas@glider.be> | 2020-04-27 21:32:24 +0200 |
---|---|---|
committer | Rob Herring <robh@kernel.org> | 2020-05-11 20:57:54 -0500 |
commit | 8f18632153e7f55d0150baa66af7a990fa812348 (patch) | |
tree | 3418f762d568f9dfa5c1de30eaf327aafa32bcba /Documentation/devicetree/bindings/timer/renesas,ostm.yaml | |
parent | dt-bindings: watchdog: renesas-wdt: Convert to json-schema (diff) | |
download | wireguard-linux-8f18632153e7f55d0150baa66af7a990fa812348.tar.xz wireguard-linux-8f18632153e7f55d0150baa66af7a990fa812348.zip |
dt-bindings: timer: renesas: ostm: Convert to json-schema
Convert the Renesas OS Timer (OSTM) Device Tree binding documentation to
json-schema.
Document missing properties.
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Signed-off-by: Rob Herring <robh@kernel.org>
Diffstat (limited to 'Documentation/devicetree/bindings/timer/renesas,ostm.yaml')
-rw-r--r-- | Documentation/devicetree/bindings/timer/renesas,ostm.yaml | 59 |
1 files changed, 59 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/timer/renesas,ostm.yaml b/Documentation/devicetree/bindings/timer/renesas,ostm.yaml new file mode 100644 index 000000000000..600d47ab7d58 --- /dev/null +++ b/Documentation/devicetree/bindings/timer/renesas,ostm.yaml @@ -0,0 +1,59 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/renesas,ostm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Renesas OS Timer (OSTM) + +maintainers: + - Chris Brandt <chris.brandt@renesas.com> + - Geert Uytterhoeven <geert+renesas@glider.be> + +description: + The OSTM is a multi-channel 32-bit timer/counter with fixed clock source that + can operate in either interval count down timer or free-running compare match + mode. + + Channels are independent from each other. + +properties: + compatible: + items: + - enum: + - renesas,r7s72100-ostm # RZ/A1H + - renesas,r7s9210-ostm # RZ/A2M + - const: renesas,ostm # Generic + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + power-domains: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + - power-domains + +additionalProperties: false + +examples: + - | + #include <dt-bindings/clock/r7s72100-clock.h> + #include <dt-bindings/interrupt-controller/arm-gic.h> + ostm0: timer@fcfec000 { + compatible = "renesas,r7s72100-ostm", "renesas,ostm"; + reg = <0xfcfec000 0x30>; + interrupts = <GIC_SPI 102 IRQ_TYPE_EDGE_RISING>; + clocks = <&mstp5_clks R7S72100_CLK_OSTM0>; + power-domains = <&cpg_clocks>; + }; |