aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/arch/arm/boot/dts/sama5d3_uart.dtsi
diff options
context:
space:
mode:
authorSergiu Moga <sergiu.moga@microchip.com>2022-09-13 17:21:55 +0300
committerClaudiu Beznea <claudiu.beznea@microchip.com>2022-09-16 10:41:36 +0300
commitf9e1d0767fde8c2d7f06248232e98d38fd70e307 (patch)
treefc59eb58d0ce349ba8be3628b9d0183693688e95 /arch/arm/boot/dts/sama5d3_uart.dtsi
parentARM: dts: at91: sam9x60ek: Add DBGU compatibles to uart1 (diff)
downloadwireguard-linux-f9e1d0767fde8c2d7f06248232e98d38fd70e307.tar.xz
wireguard-linux-f9e1d0767fde8c2d7f06248232e98d38fd70e307.zip
ARM: dts: at91: Add `atmel,usart-mode` required property to serial nodes
Add the missing required DT property `atmel,usart-mode` to the serial nodes of Atmel/Microchip DT files. Signed-off-by: Sergiu Moga <sergiu.moga@microchip.com> Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com> Link: https://lore.kernel.org/r/20220913142205.162399-4-sergiu.moga@microchip.com
Diffstat (limited to 'arch/arm/boot/dts/sama5d3_uart.dtsi')
-rw-r--r--arch/arm/boot/dts/sama5d3_uart.dtsi3
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/sama5d3_uart.dtsi b/arch/arm/boot/dts/sama5d3_uart.dtsi
index a3eaba995cf4..44d1173f2ffb 100644
--- a/arch/arm/boot/dts/sama5d3_uart.dtsi
+++ b/arch/arm/boot/dts/sama5d3_uart.dtsi
@@ -9,6 +9,7 @@
#include <dt-bindings/pinctrl/at91.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/clock/at91.h>
+#include <dt-bindings/mfd/at91-usart.h>
/ {
aliases {
@@ -39,6 +40,7 @@
uart0: serial@f0024000 {
compatible = "atmel,at91sam9260-usart";
reg = <0xf0024000 0x100>;
+ atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
interrupts = <16 IRQ_TYPE_LEVEL_HIGH 5>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_uart0>;
@@ -50,6 +52,7 @@
uart1: serial@f8028000 {
compatible = "atmel,at91sam9260-usart";
reg = <0xf8028000 0x100>;
+ atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
interrupts = <17 IRQ_TYPE_LEVEL_HIGH 5>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_uart1>;