aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/arch/mips/boot/dts/ingenic/jz4770.dtsi
diff options
context:
space:
mode:
authorPaul Cercueil <paul@crapouillou.net>2020-04-13 17:26:28 +0200
committerThomas Bogendoerfer <tsbogend@alpha.franken.de>2020-04-29 22:58:43 +0200
commitbf40bf5ecf3f96b95c0ed8d6badf0b34df879adf (patch)
tree995f64c9259eb0e12060bfc7783204aa4b62add0 /arch/mips/boot/dts/ingenic/jz4770.dtsi
parentMIPS: ingenic: DTS: Respect cell count of common properties (diff)
downloadwireguard-linux-bf40bf5ecf3f96b95c0ed8d6badf0b34df879adf.tar.xz
wireguard-linux-bf40bf5ecf3f96b95c0ed8d6badf0b34df879adf.zip
MIPS: ingenic: DTS: Add nodes for the watchdog/PWM/OST
Add the TCU nodes to the JZ4780, JZ4770 and JZ4740 devicetree files. Signed-off-by: Paul Cercueil <paul@crapouillou.net> Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Diffstat (limited to 'arch/mips/boot/dts/ingenic/jz4770.dtsi')
-rw-r--r--arch/mips/boot/dts/ingenic/jz4770.dtsi34
1 files changed, 34 insertions, 0 deletions
diff --git a/arch/mips/boot/dts/ingenic/jz4770.dtsi b/arch/mips/boot/dts/ingenic/jz4770.dtsi
index 9a25a6f7a48d..3024c360c3ca 100644
--- a/arch/mips/boot/dts/ingenic/jz4770.dtsi
+++ b/arch/mips/boot/dts/ingenic/jz4770.dtsi
@@ -1,6 +1,7 @@
// SPDX-License-Identifier: GPL-2.0
#include <dt-bindings/clock/jz4770-cgu.h>
+#include <dt-bindings/clock/ingenic,tcu.h>
/ {
#address-cells = <1>;
@@ -65,6 +66,39 @@
interrupt-parent = <&intc>;
interrupts = <27 26 25>;
+
+ watchdog: watchdog@0 {
+ compatible = "ingenic,jz4770-watchdog",
+ "ingenic,jz4740-watchdog";
+ reg = <0x0 0xc>;
+
+ clocks = <&tcu TCU_CLK_WDT>;
+ clock-names = "wdt";
+ };
+
+ pwm: pwm@40 {
+ compatible = "ingenic,jz4770-pwm", "ingenic,jz4740-pwm";
+ reg = <0x40 0x80>;
+
+ #pwm-cells = <3>;
+
+ clocks = <&tcu TCU_CLK_TIMER0>, <&tcu TCU_CLK_TIMER1>,
+ <&tcu TCU_CLK_TIMER2>, <&tcu TCU_CLK_TIMER3>,
+ <&tcu TCU_CLK_TIMER4>, <&tcu TCU_CLK_TIMER5>,
+ <&tcu TCU_CLK_TIMER6>, <&tcu TCU_CLK_TIMER7>;
+ clock-names = "timer0", "timer1", "timer2", "timer3",
+ "timer4", "timer5", "timer6", "timer7";
+ };
+
+ ost: timer@e0 {
+ compatible = "ingenic,jz4770-ost";
+ reg = <0xe0 0x20>;
+
+ clocks = <&tcu TCU_CLK_OST>;
+ clock-names = "ost";
+
+ interrupts = <15>;
+ };
};
pinctrl: pin-controller@10010000 {