aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/crypto/ccp/sp-platform.c
diff options
context:
space:
mode:
authorZhou Wang <wangzhou1@hisilicon.com>2019-08-02 15:57:52 +0800
committerHerbert Xu <herbert@gondor.apana.org.au>2019-08-09 15:11:54 +1000
commit62c455ca853e3e352e465d66a6cc39f1f88caa60 (patch)
tree1f10817d304eea6c22819b308e6d578b36383bb1 /drivers/crypto/ccp/sp-platform.c
parentcrypto: hisilicon - add hardware SGL support (diff)
downloadwireguard-linux-62c455ca853e3e352e465d66a6cc39f1f88caa60.tar.xz
wireguard-linux-62c455ca853e3e352e465d66a6cc39f1f88caa60.zip
crypto: hisilicon - add HiSilicon ZIP accelerator support
The HiSilicon ZIP accelerator implements the zlib and gzip algorithm. It uses Hisilicon QM as the interface to the CPU. This patch provides PCIe driver to the accelerator and registers it to crypto acomp interface. It also uses sgl as data input/output interface. Signed-off-by: Zhou Wang <wangzhou1@hisilicon.com> Signed-off-by: Shiju Jose <shiju.jose@huawei.com> Signed-off-by: Kenneth Lee <liguozhu@hisilicon.com> Signed-off-by: Hao Fang <fanghao11@huawei.com> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Reviewed-by: John Garry <john.garry@huawei.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
Diffstat (limited to 'drivers/crypto/ccp/sp-platform.c')
0 files changed, 0 insertions, 0 deletions