aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/cxl
diff options
context:
space:
mode:
authorDan Williams <dan.j.williams@intel.com>2022-01-23 16:29:21 -0800
committerDan Williams <dan.j.williams@intel.com>2022-02-08 22:57:28 -0800
commit0ff0af18216436d0151af4e410400c7a19ca9437 (patch)
treeb4982719f3e547332a73664764d0318ea4011892 /drivers/cxl
parentcxl: Introduce module_cxl_driver (diff)
downloadwireguard-linux-0ff0af18216436d0151af4e410400c7a19ca9437.tar.xz
wireguard-linux-0ff0af18216436d0151af4e410400c7a19ca9437.zip
cxl/core/port: Rename bus.c to port.c
Given it is dominated by port infrastructure, and will only acquire more, rename bus.c to port.c. Reviewed-by: Ben Widawsky <ben.widawsky@intel.com> Link: https://lore.kernel.org/r/164298416136.3018233.15442880970000855425.stgit@dwillia2-desk3.amr.corp.intel.com Signed-off-by: Dan Williams <dan.j.williams@intel.com>
Diffstat (limited to 'drivers/cxl')
-rw-r--r--drivers/cxl/core/Makefile2
-rw-r--r--drivers/cxl/core/port.c (renamed from drivers/cxl/core/bus.c)0
2 files changed, 1 insertions, 1 deletions
diff --git a/drivers/cxl/core/Makefile b/drivers/cxl/core/Makefile
index 40ab50318daf..a90202ac88d2 100644
--- a/drivers/cxl/core/Makefile
+++ b/drivers/cxl/core/Makefile
@@ -2,7 +2,7 @@
obj-$(CONFIG_CXL_BUS) += cxl_core.o
ccflags-y += -I$(srctree)/drivers/cxl
-cxl_core-y := bus.o
+cxl_core-y := port.o
cxl_core-y += pmem.o
cxl_core-y += regs.o
cxl_core-y += memdev.o
diff --git a/drivers/cxl/core/bus.c b/drivers/cxl/core/port.c
index 3f9b98ecd18b..3f9b98ecd18b 100644
--- a/drivers/cxl/core/bus.c
+++ b/drivers/cxl/core/port.c