aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/pci/controller/dwc/pcie-qcom-common.c
diff options
context:
space:
mode:
authorBjorn Helgaas <bhelgaas@google.com>2025-10-03 12:13:19 -0500
committerBjorn Helgaas <bhelgaas@google.com>2025-10-03 12:13:19 -0500
commitdde4b05e26c5077d751ba1ca71aaf2d0bfa8a180 (patch)
treed570fe2d63b7b51256fee0675824d6130486a29d /drivers/pci/controller/dwc/pcie-qcom-common.c
parentMerge branch 'pci/controller/keystone' (diff)
parentPCI: mediatek-gen3: Add support for MediaTek MT8196 SoC (diff)
downloadwireguard-linux-dde4b05e26c5077d751ba1ca71aaf2d0bfa8a180.tar.xz
wireguard-linux-dde4b05e26c5077d751ba1ca71aaf2d0bfa8a180.zip
Merge branch 'pci/controller/mediatek-gen3'
- Add optional sys clock ready time setting to avoid sys_clk_rdy signal glitching in MT6991 and MT8196 (AngeloGioacchino Del Regno) - Add DT binding and driver support for MT6991 and MT8196 (AngeloGioacchino Del Regno) * pci/controller/mediatek-gen3: PCI: mediatek-gen3: Add support for MediaTek MT8196 SoC dt-bindings: PCI: mediatek-gen3: Add support for MT6991/MT8196 PCI: mediatek-gen3: Implement sys clock ready time setting
Diffstat (limited to 'drivers/pci/controller/dwc/pcie-qcom-common.c')
0 files changed, 0 insertions, 0 deletions