aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/ipc/msgutil.c
diff options
context:
space:
mode:
authorBarry Song <Baohua.Song@csr.com>2011-10-10 02:50:54 -0700
committerBarry Song <Barry.Song@csr.com>2011-10-24 02:55:28 -0700
commit24469df4ed8943104980fa7405011870ede8105a (patch)
tree1a4017dee2719a3496ef8399062d31456395d834 /ipc/msgutil.c
parentARM: CSR: call l2x0_of_init to init L2 cache of SiRFprimaII (diff)
downloadwireguard-linux-24469df4ed8943104980fa7405011870ede8105a.tar.xz
wireguard-linux-24469df4ed8943104980fa7405011870ede8105a.zip
ARM: CSR: PM: use outer_resume to resume L2 cache
now we move l2x0 resume to Linux from bootloader since l2x0 already has resume support in core. Signed-off-by: Barry Song <Baohua.Song@csr.com>
Diffstat (limited to 'ipc/msgutil.c')
0 files changed, 0 insertions, 0 deletions