aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/mm/debug.c
diff options
context:
space:
mode:
authorFabrizio Castro <fabrizio.castro@bp.renesas.com>2018-12-14 09:10:07 +0000
committerSimon Horman <horms+renesas@verge.net.au>2019-01-22 15:42:22 +0100
commit2660a6af690ebbb4f342944ec8ab7c1a2766672c (patch)
treeaad5717dc23f88c6a2ab46db7bd1fac69d69da7e /mm/debug.c
parentarm64: dts: renesas: r8a774c0: Add SYS-DMAC controller nodes (diff)
downloadwireguard-linux-2660a6af690ebbb4f342944ec8ab7c1a2766672c.tar.xz
wireguard-linux-2660a6af690ebbb4f342944ec8ab7c1a2766672c.zip
arm64: dts: renesas: r8a774c0: Add SCIF and HSCIF nodes
Add the device nodes for all RZ/G2E SCIF and HSCIF serial ports, including clocks, power domains and DMAs. According to the HW user manual, SCIF[015] and HSCIF[012] are connected to both SYS-DMAC1 and SYS-DMAC2, while SCIF[34] and HSCIF[34] are connected to SYS-DMAC0. Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'mm/debug.c')
0 files changed, 0 insertions, 0 deletions