aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/mm/debug.c
diff options
context:
space:
mode:
authorFabrizio Castro <fabrizio.castro@bp.renesas.com>2018-12-14 09:10:13 +0000
committerSimon Horman <horms+renesas@verge.net.au>2019-01-22 15:42:27 +0100
commit9b55a05ebfbe41bfb4c2aa98a81a46f2031e599f (patch)
tree79bcbb71491978f7671aa63fb335a3ffdc48f756 /mm/debug.c
parentarm64: dts: renesas: r8a774c0: Add watchdog support (diff)
downloadwireguard-linux-9b55a05ebfbe41bfb4c2aa98a81a46f2031e599f.tar.xz
wireguard-linux-9b55a05ebfbe41bfb4c2aa98a81a46f2031e599f.zip
arm64: dts: renesas: r8a774c0: Add secondary CA53 CPU core
Add a device node for the second Cortex-A53 CPU core on the Renesas RZ/G2E (a.k.a r8a774c0) SoC, and adjust the interrupt delivery masks for the ARM Generic Interrupt Controller and Architectured Timer. Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'mm/debug.c')
0 files changed, 0 insertions, 0 deletions