aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/scripts/gdb/linux/utils.py
diff options
context:
space:
mode:
authorHeiko Stuebner <heiko@sntech.de>2015-01-20 21:12:16 +0100
committerHeiko Stuebner <heiko@sntech.de>2015-01-28 11:02:07 +0100
commit39d05162a530b8e58119952dd60c7204e8512f0d (patch)
tree2d53652603c699f7437899f774561a66c8631915 /scripts/gdb/linux/utils.py
parentMerge branch 'v3.20-clk/new-ids' into v3.20-armsoc/dts (diff)
downloadwireguard-linux-39d05162a530b8e58119952dd60c7204e8512f0d.tar.xz
wireguard-linux-39d05162a530b8e58119952dd60c7204e8512f0d.zip
ARM: dts: rockchip: add rk3288 watchdog clock
Add the clock property for the watchdog on rk3288 socs. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Reviewed-by: Doug Anderson <dianders@chromium.org> Tested-by: Doug Anderson <dianders@chromium.org>
Diffstat (limited to 'scripts/gdb/linux/utils.py')
0 files changed, 0 insertions, 0 deletions