aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/scripts/gdb/linux/utils.py
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2022-05-06 09:45:44 -0700
committerLinus Torvalds <torvalds@linux-foundation.org>2022-05-06 09:45:44 -0700
commit64267926e01b06f43e26232722fb3dc3f4819823 (patch)
tree5c2c059dc8bc5a0b20f840814170a0823c460d07 /scripts/gdb/linux/utils.py
parentMerge tag 'drm-fixes-2022-05-06' of git://anongit.freedesktop.org/drm/drm (diff)
parentmmc: sdhci-msm: Reset GCC_SDCC_BCR register for SDHC (diff)
downloadwireguard-linux-64267926e01b06f43e26232722fb3dc3f4819823.tar.xz
wireguard-linux-64267926e01b06f43e26232722fb3dc3f4819823.zip
Merge tag 'mmc-v5.18-rc4' of git://git.kernel.org/pub/scm/linux/kernel/git/ulfh/mmc
Pull mmc fixes from Ulf Hansson: "MMC core: - Fix initialization for eMMC's HS200/HS400 mode MMC host: - sdhci-msm: Reset GCC_SDCC_BCR register to prevent timeout issues - sunxi-mmc: Fix DMA descriptors allocated above 32 bits" * tag 'mmc-v5.18-rc4' of git://git.kernel.org/pub/scm/linux/kernel/git/ulfh/mmc: mmc: sdhci-msm: Reset GCC_SDCC_BCR register for SDHC mmc: sunxi-mmc: Fix DMA descriptors allocated above 32 bits mmc: core: Set HS clock speed before sending HS CMD13
Diffstat (limited to 'scripts/gdb/linux/utils.py')
0 files changed, 0 insertions, 0 deletions