diff options
author | 2022-05-20 13:58:54 +0200 | |
---|---|---|
committer | 2022-05-20 13:58:54 +0200 | |
commit | e6828be5edcfea25cd70a2d1de41085c67ef9fa5 (patch) | |
tree | 489ae4cdb47a4d83940e2472f49a3c601806b70e /scripts/gdb/linux/utils.py | |
parent | mtd: st_spi_fsm: add missing clk_disable_unprepare() in stfsm_remove() (diff) | |
parent | mtd: spi-nor: debugfs: fix format specifier (diff) | |
download | wireguard-linux-e6828be5edcfea25cd70a2d1de41085c67ef9fa5.tar.xz wireguard-linux-e6828be5edcfea25cd70a2d1de41085c67ef9fa5.zip |
Merge tag 'spi-nor/for-5.19' into mtd/next
SPI NOR core changes:
- Read back written SR value to make sure the write was done correctly.
- Introduce a common function for Read ID that manufacturer drivers can
use to verify the Octal DTR switch worked correctly.
- Add helpers for read/write any register commands so manufacturer
drivers don't open code it every time.
- Clarify rdsr dummy cycles documentation.
- Add debugfs entry to expose internal flash parameters and state.
SPI NOR manufacturer drivers changes:
- Add support for Winbond W25Q512NW-IM, and Eon EN25QH256A.
- Move spi_nor_write_ear() to Winbond module since only Winbond flashes
use it.
- Rework Micron and Cypress Octal DTR enable methods to improve
readability.
- Use the common Read ID function to verify switch to Octal DTR mode for
Micron and Cypress flashes.
- Skip polling status on volatile register writes for Micron and Cypress
flashes since the operation is instant.
Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
Diffstat (limited to 'scripts/gdb/linux/utils.py')
0 files changed, 0 insertions, 0 deletions