diff options
| author |   Yinbo Zhu <zhuyinbo@loongson.cn> | 2023-03-23 10:52:28 +0800 |
|---|---|---|
| committer |   Stephen Boyd <sboyd@kernel.org> | 2023-03-27 12:14:22 -0700 |
| commit | d8c0ee307a6086299157ce8eddec9aef478ef475 (patch) | |
| tree | 22e10e9fa720c3a1c590cdfbe99da3a92b6eb500 /scripts/generate_rust_analyzer.py | |
| parent | MAINTAINERS: remove obsolete file entry in MIPS/LOONGSON1 ARCHITECTURE (diff) | |
| download | wireguard-linux-d8c0ee307a6086299157ce8eddec9aef478ef475.tar.xz wireguard-linux-d8c0ee307a6086299157ce8eddec9aef478ef475.zip | |
dt-bindings: clock: add loongson-2 boot clock index
The Loongson-2 boot clock was used to spi and lio peripheral and
this patch was to add boot clock index number.
Signed-off-by: Yinbo Zhu <zhuyinbo@loongson.cn>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20230323025229.2971-1-zhuyinbo@loongson.cn
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions