aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/scripts/generate_rust_analyzer.py
diff options
context:
space:
mode:
authorFei Shao <fshao@chromium.org>2024-10-01 19:27:19 +0800
committerUlf Hansson <ulf.hansson@linaro.org>2024-12-02 16:58:52 +0100
commitf00582aa4a449dbaefa8df9bb5f3b713928e5a1b (patch)
tree033455eabcfa7d0908762e37902e0b0c4793c9a0 /scripts/generate_rust_analyzer.py
parentLinux 6.13-rc1 (diff)
downloadwireguard-linux-f00582aa4a449dbaefa8df9bb5f3b713928e5a1b.tar.xz
wireguard-linux-f00582aa4a449dbaefa8df9bb5f3b713928e5a1b.zip
dt-bindings: power: mediatek: Add another nested power-domain layer
The MT8188 SoC has a more in-depth power-domain tree, and the CHECK_DTBS=y check could fail because the current MediaTek power dt-binding is insufficient to cover its CAM_SUBA and CAM_SUBB sub-domains. Add one more nested power-domain layer to pass the check. Acked-by: Rob Herring (Arm) <robh@kernel.org> Signed-off-by: Fei Shao <fshao@chromium.org> Message-ID: <20241001113052.3124869-2-fshao@chromium.org> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions