diff options
author | 2025-02-19 18:41:20 +0000 | |
---|---|---|
committer | 2025-03-19 11:19:31 +0100 | |
commit | 7e67f3617228318da655dc87bc705f9c5f7bb101 (patch) | |
tree | f4a33292fb8d24ca7fca0b4e7bba8c5bb0eb1abe /tools/perf/scripts/python/call-graph-from-postgresql.py | |
parent | x86/apic: Fix 32-bit APIC initialization for extended Intel Families (diff) | |
download | wireguard-linux-7e67f3617228318da655dc87bc705f9c5f7bb101.tar.xz wireguard-linux-7e67f3617228318da655dc87bc705f9c5f7bb101.zip |
x86/cpu/intel: Fix the MOVSL alignment preference for extended Families
The alignment preference for 32-bit MOVSL based bulk memory move has
been 8-byte for a long time. However this preference is only set for
Family 6 and 15 processors.
Use the same preference for upcoming Family numbers 18 and 19. Also, use
a simpler VFM based check instead of switching based on Family numbers.
Refresh the comment to reflect the new check.
Signed-off-by: Sohil Mehta <sohil.mehta@intel.com>
Signed-off-by: Ingo Molnar <mingo@kernel.org>
Acked-by: Dave Hansen <dave.hansen@linux.intel.com>
Cc: Andy Lutomirski <luto@kernel.org>
Cc: Brian Gerst <brgerst@gmail.com>
Cc: Juergen Gross <jgross@suse.com>
Cc: H. Peter Anvin <hpa@zytor.com>
Cc: Linus Torvalds <torvalds@linux-foundation.org>
Link: https://lore.kernel.org/r/20250219184133.816753-3-sohil.mehta@intel.com
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions