diff options
author | 2020-08-03 17:08:02 -0700 | |
---|---|---|
committer | 2020-08-03 17:08:02 -0700 | |
commit | 335ad94c218e96ef12f56d93eadc884731aa23b1 (patch) | |
tree | 38ea70a8ec7e1f4dab49cb2b00fcbddbeb804911 /tools/perf/scripts/python/export-to-postgresql.py | |
parent | Merge tag 'x86-core-2020-08-03' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip (diff) | |
parent | x86/cpu: Refactor sync_core() for readability (diff) | |
download | wireguard-linux-335ad94c218e96ef12f56d93eadc884731aa23b1.tar.xz wireguard-linux-335ad94c218e96ef12f56d93eadc884731aa23b1.zip |
Merge tag 'x86-cpu-2020-08-03' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip
Pull x86 cpu updates from Ingo Molar:
- prepare for Intel's new SERIALIZE instruction
- enable split-lock debugging on more CPUs
- add more Intel CPU models
- optimize stack canary initialization a bit
- simplify the Spectre logic a bit
* tag 'x86-cpu-2020-08-03' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip:
x86/cpu: Refactor sync_core() for readability
x86/cpu: Relocate sync_core() to sync_core.h
x86/cpufeatures: Add enumeration for SERIALIZE instruction
x86/split_lock: Enable the split lock feature on Sapphire Rapids and Alder Lake CPUs
x86/cpu: Add Lakefield, Alder Lake and Rocket Lake models to the to Intel CPU family
x86/stackprotector: Pre-initialize canary for secondary CPUs
x86/speculation: Merge one test in spectre_v2_user_select_mitigation()
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions