aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorLinus Walleij <linus.walleij@linaro.org>2018-02-06 10:35:38 +0100
committerLinus Walleij <linus.walleij@linaro.org>2018-02-07 09:08:40 +0100
commiteedd6033b4c88d559afd7c8ac8a76fefcd9834a6 (patch)
tree2e276f18b5ce5ef45461abe4481318feb20367fd /tools/perf/scripts/python/export-to-postgresql.py
parentdrm/pl111: Handle the Versatile RGB/BGR565 mode (diff)
downloadwireguard-linux-eedd6033b4c88d559afd7c8ac8a76fefcd9834a6.tar.xz
wireguard-linux-eedd6033b4c88d559afd7c8ac8a76fefcd9834a6.zip
drm/pl111: Support variants with broken clock divider
The early Integrator CLCD synthesized in the Integrator CP and IM-PD1 FPGAs are broken: their clock dividers do not work properly. Support disabling the clock divider and drive the clock directly from the parent under these circumstances. Reviewed-by: Eric Anholt <eric@anholt.net> Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Link: https://patchwork.freedesktop.org/patch/msgid/20180206093540.8147-3-linus.walleij@linaro.org
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions