aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorArnd Bergmann <arnd@arndb.de>2014-09-05 16:28:56 +0200
committerArnd Bergmann <arnd@arndb.de>2014-09-05 16:28:56 +0200
commitf60e660c5adf9af09d2143d6fe1f0f184fb3733d (patch)
treee6d8c7a5de95d31cc2ac0bedbd82bf3e130cb03f /tools/perf/scripts/python/export-to-postgresql.py
parentMerge tag 'renesas-dt-for-v3.18' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into next/dt (diff)
parentARM: shmobile: sh73a0 dtsi: Move interrupt-parent to the top (diff)
downloadwireguard-linux-f60e660c5adf9af09d2143d6fe1f0f184fb3733d.tar.xz
wireguard-linux-f60e660c5adf9af09d2143d6fe1f0f184fb3733d.zip
Merge tag 'renesas-dt2-for-v3.18' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into next/dt
Merge "Second Round Of Renesas ARM Based SoC DT Updates For v3.18" from Simon Horman: * Tidy up interrupt-parents * Add clocks register defines for r8a7740 SoC * Add JPU clock to r8a7791 and r8a7790 SoCs Signed-off-by: Arnd Bergmann <arnd@arndb.de> * tag 'renesas-dt2-for-v3.18' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas: ARM: shmobile: sh73a0 dtsi: Move interrupt-parent to the top ARM: shmobile: r8a7791 dtsi: Remove superfluous interrupt-parent ARM: shmobile: r8a7790 dtsi: Remove superfluous interrupt-parent ARM: shmobile: r8a7779 dtsi: Remove superfluous interrupt-parent ARM: shmobile: r8a7740: clock register bits ARM: shmobile: r8a7791: Add JPU clock dt and CPG define. ARM: shmobile: r8a7790: Add JPU clock dt and CPG define.
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions