aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorPankaj Dubey <pankaj.dubey@samsung.com>2016-03-31 11:47:59 +0900
committerSylwester Nawrocki <s.nawrocki@samsung.com>2016-03-31 12:25:49 +0200
commit27c0efedcf1be044dd638784189de816382f3f43 (patch)
treefa26a9a02d0da8b66e7cb9d502d41779637badf2 /tools/perf/scripts/python/export-to-postgresql.py
parentdt-bindings: Add the clock id of UART2 and MMC2 for Exynos3250 (diff)
downloadwireguard-linux-27c0efedcf1be044dd638784189de816382f3f43.tar.xz
wireguard-linux-27c0efedcf1be044dd638784189de816382f3f43.zip
clk: samsung: exynos3250: Add UART2 clock
This patch add the UART2 clocks (mux, divider, gate) of Exynos3250 SoC. Signed-off-by: Pankaj Dubey <pankaj.dubey@samsung.com> Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com> Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions