diff options
| author |   Vignesh Raghavendra <vigneshr@ti.com> | 2021-03-04 23:10:35 +0200 |
|---|---|---|
| committer |   Nishanth Menon <nm@ti.com> | 2021-03-09 08:46:41 -0600 |
| commit | 3753b12877b62bea3bed44431ad0cf6906cb3fdf (patch) | |
| tree | a42d47d30685196a576e9aa812c62c96c053b463 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | arm64: dts: ti: k3-am65-main: Add device_type to pcie*_rc nodes (diff) | |
| download | wireguard-linux-3753b12877b62bea3bed44431ad0cf6906cb3fdf.tar.xz wireguard-linux-3753b12877b62bea3bed44431ad0cf6906cb3fdf.zip | |
arm64: dts: ti: k3-am64-main: Add CPSW DT node
Add CPSW3g DT node with two external ports, MDIO and CPTS support. For
CPSW3g DMA channels the ASEL is set to 15 (AM642x per DMA channel coherency
feature), so that CPSW DMA channel participates in Coherency and thus avoid
need to cache maintenance for SKBs. This improves bidirectional TCP
performance by up to 100Mbps (on 1G link).
Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Reviewed-by: Lokesh Vutla <lokeshvutla@ti.com>
Link: https://lore.kernel.org/r/20210304211038.12511-2-grygorii.strashko@ti.com
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions