aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2021-06-19 08:45:34 -0700
committerLinus Torvalds <torvalds@linux-foundation.org>2021-06-19 08:45:34 -0700
commitd9403d307dba1a71ee6462b22300c2d3be773b1c (patch)
tree944870986943c63f7fb454064d34749764be64fd /tools/perf/scripts/python/export-to-postgresql.py
parentMerge tag 's390-5.13-4' of git://git.kernel.org/pub/scm/linux/kernel/git/s390/linux (diff)
parentriscv: dts: fu740: fix cache-controller interrupts (diff)
downloadwireguard-linux-d9403d307dba1a71ee6462b22300c2d3be773b1c.tar.xz
wireguard-linux-d9403d307dba1a71ee6462b22300c2d3be773b1c.zip
Merge tag 'riscv-for-linus-5.13-rc7' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux
Pull RISC-V fixes from Palmer Dabbelt: - A build fix to always build modules with the 'medany' code model, as the module loader doesn't support 'medlow'. - A Kconfig warning fix for the SiFive errata. - A pair of fixes that for regressions to the recent memory layout changes. - A fix for the FU740 device tree. * tag 'riscv-for-linus-5.13-rc7' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux: riscv: dts: fu740: fix cache-controller interrupts riscv: Ensure BPF_JIT_REGION_START aligned with PMD size riscv: kasan: Fix MODULES_VADDR evaluation due to local variables' name riscv: sifive: fix Kconfig errata warning riscv32: Use medany C model for modules
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions