diff options
author | 2021-07-14 09:32:55 +0800 | |
---|---|---|
committer | 2021-07-21 17:29:40 +0200 | |
commit | e022eac85ecd2140a0829970d923d984356185eb (patch) | |
tree | 47c10c6ac6aff84a2fbaa08e0b14d33ba90c7ecc /tools/perf/scripts/python/export-to-postgresql.py | |
parent | driver core: Fix error return code in really_probe() (diff) | |
download | wireguard-linux-e022eac85ecd2140a0829970d923d984356185eb.tar.xz wireguard-linux-e022eac85ecd2140a0829970d923d984356185eb.zip |
cacheinfo: clear cache_leaves(cpu) in free_cache_attributes()
On ARM64, when PPTT(Processor Properties Topology Table) is not
implemented in ACPI boot, we will goto 'free_ci' with the following
print:
Unable to detect cache hierarchy for CPU 0
But some other codes may still use 'num_leaves' to iterate through the
'info_list', such as get_cpu_cacheinfo_id(). If 'info_list' is NULL , it
would crash. So clear 'num_leaves' in free_cache_attributes().
Reviewed-by: Sudeep Holla <sudeep.holla@arm.com>
Signed-off-by: Xiongfeng Wang <wangxiongfeng2@huawei.com>
Link: https://lore.kernel.org/r/1626226375-58730-1-git-send-email-wangxiongfeng2@huawei.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions