diff options
author | 2019-08-06 16:42:23 +0800 | |
---|---|---|
committer | 2019-08-19 16:04:50 +0200 | |
commit | 7cb220a75ff35fe5723428e9d83533bea0d3e3f6 (patch) | |
tree | f9b1dc1495283154bcf2ccec113da55fca04c6cf /tools/perf/scripts/python/export-to-sqlite.py | |
parent | arm64: dts: ls1028a: Fix incorrect I2C clock divider (diff) | |
download | wireguard-linux-7cb220a75ff35fe5723428e9d83533bea0d3e3f6.tar.xz wireguard-linux-7cb220a75ff35fe5723428e9d83533bea0d3e3f6.zip |
arm64: dts: lx2160a: Fix incorrect I2C clock divider
Lx2160a platform, the i2c input clock is actually platform pll CLK / 16
(this is the hardware connection), other clock divider can not get the
correct i2c clock, resulting in the output of SCL pin clock is not
accurate.
Signed-off-by: Chuanhua Han <chuanhua.han@nxp.com>
Acked-by: Li Yang <leoyang.li@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions