aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorArnd Bergmann <arnd@arndb.de>2023-06-20 22:33:45 +0200
committerArnd Bergmann <arnd@arndb.de>2023-06-20 22:33:45 +0200
commit79e47607205aa5a39c6aa96a3bcf6ebeac77f042 (patch)
tree467b9b1af82aaab301f802dd9abd38ad841492a4 /tools/perf/scripts/python/export-to-sqlite.py
parentMerge tag 'stm32-dt-for-v6.5-1' of git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32 into soc/dt (diff)
parentdt-bindings: tegra: Document Jetson Orin Nano Developer Kit (diff)
downloadwireguard-linux-79e47607205aa5a39c6aa96a3bcf6ebeac77f042.tar.xz
wireguard-linux-79e47607205aa5a39c6aa96a3bcf6ebeac77f042.zip
Merge tag 'tegra-for-6.5-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt
dt-bindings: Changes for v6.5-rc1 Several new modules and devices are documented and fixes incorporated for the Tegra234 GPIO controller pin mappings as well as the possible Tegra XUDC PHY connections. * tag 'tegra-for-6.5-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: dt-bindings: tegra: Document Jetson Orin Nano Developer Kit dt-bindings: tegra: Document Jetson Orin Nano dt-bindings: gpio: Remove FSI domain ports on Tegra234 dt-bindings: usb: tegra-xudc: Remove extraneous PHYs dt-bindings: tegra: Add ICC IDs for dummy memory clients dt-bindings: tegra: Document compatible for IGX Link: https://lore.kernel.org/r/20230609193620.2275240-3-thierry.reding@gmail.com Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions