diff options
author | 2022-04-07 23:09:19 +0300 | |
---|---|---|
committer | 2022-04-26 12:08:31 +0530 | |
commit | e4e6448638a01905faeda9bf96aa9df7c8ef463c (patch) | |
tree | 6c2c7e250568143ae5cffdf8abf9666a9d5961a9 /tools/perf/scripts/python | |
parent | cpufreq: fix memory leak in sun50i_cpufreq_nvmem_probe (diff) | |
download | wireguard-linux-e4e6448638a01905faeda9bf96aa9df7c8ef463c.tar.xz wireguard-linux-e4e6448638a01905faeda9bf96aa9df7c8ef463c.zip |
cpufreq: qcom-cpufreq-hw: Clear dcvs interrupts
It's noted that dcvs interrupts are not self-clearing, thus an interrupt
handler runs constantly, which leads to a severe regression in runtime.
To fix the problem an explicit write to clear interrupt register is
required, note that on OSM platforms the register may not be present.
Fixes: 275157b367f4 ("cpufreq: qcom-cpufreq-hw: Add dcvs interrupt support")
Signed-off-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>
Signed-off-by: Viresh Kumar <viresh.kumar@linaro.org>
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions