aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python
diff options
context:
space:
mode:
authorAyan Kumar Halder <ayan.halder@arm.com>2018-09-12 11:22:04 +0100
committerAyan kumar halder <ayan.halder@arm.com>2019-03-12 18:25:06 +0000
commited893860ee535f95b619e8cc493e0a5553362d80 (patch)
tree8ae2efbddf4a3af64ba6addb24e2679dcf4d4607 /tools/perf/scripts/python
parentdrm/arm/malidp: Set the AFBC register bits if the framebuffer has AFBC modifier (diff)
downloadwireguard-linux-ed893860ee535f95b619e8cc493e0a5553362d80.tar.xz
wireguard-linux-ed893860ee535f95b619e8cc493e0a5553362d80.zip
drm/arm/malidp:- Added support for new YUV formats for DP500, DP550 and DP650
We have added support for some AFBC only pixel formats like :- DRM_FORMAT_YUV420_8BIT (single plane YUV 420 8 bit format) DRM_FORMAT_VUY888 (single plane YUV 444 8 bit format) DRM_FORMAT_VUY101010 (single plane YUV 444 10 bit format) DRM_FORMAT_YUV420_10BIT (single plane YUV 420 10 bit format) Generally, these formats are supported by our hardware using the same hw-ids as the equivalent multi plane pixel formats. Also we have added support for XYUV 444 8 and 10 bit formats Changes since v3 (series): - Added the ack - Rebased on the latest drm-misc-next Signed-off-by: Ayan Kumar Halder <ayan.halder@arm.com> Reviewed-by: Liviu Dudau <liviu.dudau@arm.com> Acked-by: Alyssa Rosenzweig <alyssa@rosenzweig.io> Link: https://patchwork.freedesktop.org/patch/291761/?series=57895&rev=1
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions