diff options
| author |   Chris Packham <chris.packham@alliedtelesis.co.nz> | 2017-03-03 11:42:39 +1300 |
|---|---|---|
| committer |   Gregory CLEMENT <gregory.clement@free-electrons.com> | 2017-03-08 09:52:55 +0100 |
| commit | 23988bab04575261c74743b2828d624946cd3b57 (patch) | |
| tree | be41ce7d384ddf8c7ea6beff963b21eaad1aac2e /tools/perf/util/scripting-engines/trace-event-python.c | |
| parent | ARM: dts: mvebu: Move mv98dx3236 clock bindings (diff) | |
| download | wireguard-linux-23988bab04575261c74743b2828d624946cd3b57.tar.xz wireguard-linux-23988bab04575261c74743b2828d624946cd3b57.zip | |
ARM: dts: mvebu: remove unnecessary PCI range from 98dx3236
The Marvell 98dx3236 SoC only has a single PCIe x1 interface. The "Port
0.1 MEM" range was errantly kept when creating a specific dts for the
SoC.
Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz>
Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
Diffstat (limited to 'tools/perf/util/scripting-engines/trace-event-python.c')
0 files changed, 0 insertions, 0 deletions