diff options
| author |   Gabriel Fernandez <gabriel.fernandez@st.com> | 2016-12-14 15:22:28 +0100 |
|---|---|---|
| committer |   Stephen Boyd <sboyd@codeaurora.org> | 2016-12-21 16:33:14 -0800 |
| commit | 3868f132cce6abab089fd6b12d6a7333712ade83 (patch) | |
| tree | 7079125030caec17ec98c97ccb5dee734c65ae02 /tools/perf/util/scripting-engines/trace-event-python.c | |
| parent | clk: renesas: mstp: Support 8-bit registers for r7s72100 (diff) | |
| download | wireguard-linux-3868f132cce6abab089fd6b12d6a7333712ade83.tar.xz wireguard-linux-3868f132cce6abab089fd6b12d6a7333712ade83.zip | |
clk: stm32f4: Use CLK_OF_DECLARE_DRIVER initialization method
Clock and reset controller use same compatible strings (same IP).
Since commit 989eafd0b609 ("clk: core: Avoid double initialization of
clocks") the OF core flags clock controllers registered with the
CLK_OF_DECLARE() macro as OF_POPULATED, so platform devices with the same
compatible string will not be registered.
Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Diffstat (limited to 'tools/perf/util/scripting-engines/trace-event-python.c')
0 files changed, 0 insertions, 0 deletions