aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/clk/sunxi-ng/ccu-sun50i-a64.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-11-22clk: sunxi-ng: Allow drivers to be built as modulesSamuel Holland1-2/+5
2021-09-13clk: sunxi-ng: ccu-sun50i-a64: Make use of the helper function devm_platform_ioremap_resource()Cai Huoqing1-3/+1
2021-09-13clk: sunxi-ng: Prevent unbinding CCUs via sysfsSamuel Holland1-0/+1
2021-09-13clk: sunxi-ng: Unregister clocks/resets when unbindingSamuel Holland1-1/+1
2020-12-19clk: sunxi-ng: Make sure divider tables have sentinelJernej Skrabec1-0/+1
2020-01-04clk: sunxi-ng: add mux and pll notifiers for A64 CPU clockIcenowy Zheng1-1/+27
2019-07-17Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linuxLinus Torvalds1-15/+26
2019-06-22clk: sunxi-ng: a64: Use local parent references for CLK_FIXED_FACTORChen-Yu Tsai1-15/+26
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 282Thomas Gleixner1-9/+1
2019-05-15clk: Remove io.h from clk-provider.hStephen Boyd1-0/+1
2019-03-18clk: sunxi-ng: Allow DE clock to set parent rateJernej Skrabec1-1/+2
2018-12-10clk: sunxi-ng: a64: Allow parent change for VE clockJernej Skrabec1-1/+1
2018-11-23clk: sunxi-ng: sun50i: a64: Use sigma-delta modulation for audio PLLChen-Yu Tsai1-13/+24
2018-11-13clk: sunxi-ng: a64: Fix gate bit of DSI DPHYJagan Teki1-1/+1
2018-11-05clk: sunxi-ng: enable so-said LDOs for A64 SoC's pll-mipi clockIcenowy Zheng1-1/+6
2018-09-05clk: sunxi-ng: a64: Add max. rate constraint to video PLLsIcenowy Zheng1-24/+26
2018-09-05clk: sunxi-ng: a64: Add minimal rate for video PLLsJagan Teki1-22/+24
2017-12-07clk: sunxi-ng: sun50i: a64: Add 2x fixed post-divider to MMC module clocksChen-Yu Tsai1-20/+37
2017-06-07clk: sunxi-ng: Support multiple variable pre-dividersChen-Yu Tsai1-5/+5
2017-03-20clk: sunxi-ng: Fix div/mult settings for osc12M on A64Philipp Tomsich1-1/+1
2016-11-16clk: sunxi-ng: Mark structs static and cleanup spacesStephen Boyd1-6/+6
2016-11-03clk: sunxi-ng: Add A64 clocksMaxime Ripard1-0/+915