aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/display/dc (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-08-06drm/amd/display: Display goes blank after instIgor Kravchenko3-3/+56
2020-08-06drm/amd/display: Change null plane state swizzle mode to 4kb_sGeorge Shen1-2/+2
2020-08-06drm/amd/display: Use helper function to check for HDMI signalJinZe.Xu1-1/+1
2020-08-06drm/amd/display: AMD OUI (DPCD 0x00300) skipped on some sinkAric Cyr1-16/+0
2020-08-06drm/amd/display: Fix logger contextHarry Wentland1-1/+2
2020-08-06drm/amd/display: populate new dml variableDmytro Laktyushkin1-1/+2
2020-08-06drm/amd/display: Read VBIOS Golden Settings TblIgor Kravchenko9-8/+129
2020-08-06drm/amd/display: Use parameter for call to set output muxEric Bernstein1-2/+5
2020-08-06drm/amd/display: Fix DP Compliance tests 4.3.2.1 and 4.3.2.2Aric Cyr1-7/+6
2020-08-06drm/amd/display: Use hw lock mgrWyatt Wood1-1/+1
2020-08-06drm/amd/display: dchubbub p-state warning during surface planes switchhersen wu1-2/+67
2020-08-06drm/amd/display: Allow asic specific FSFT timing optimizationReza Amini7-12/+53
2020-08-06drm/amd/display: Disable idle optimizations before programming DCNJun Lei1-2/+16
2020-08-06drm/amd/display: Use proper abm/backlight functions for DCN3Bhawanpreet Lakha1-2/+3
2020-08-06drm/amd/display: Check lane status again after link training doneMartin Tsai1-0/+50
2020-08-06drm/amd/display: Don't compare dppclk before updating DTOAlvin Lee1-3/+4
2020-08-06drm/amd/display: Rename bytes_pp to the correct bits_ppEryk Brol3-3/+5
2020-08-06drm/amd/display: Clean up global sync param retrievalDmytro Laktyushkin3-63/+7
2020-07-21drm/amd/display: 3.2.95Aric Cyr1-1/+1
2020-07-21drm/amd/display: interface to obtain minimum plane size capsIgor Kravchenko5-5/+18
2020-07-21drm/amd/display: Improve compatibility by re-ordering info-packetsNaveed Ashfaq1-4/+4
2020-07-21drm/amd/display: Make new dc interface for adding dsc resourceAurabindo Pillai5-1/+20
2020-07-21drm/amd/display: rename dsc extended caps as dsc branch decoder capsWenjing Liu3-9/+9
2020-07-21drm/amd/display: Implement AMD VSIF V3Reza Amini3-0/+32
2020-07-21drm/amd/display: Add DSC parameters logging to debugfsEryk Brol2-0/+10
2020-07-21drm/amd/display: remove unhelpful 5ms delayAric Cyr1-4/+0
2020-07-14drm/amd/display: remove an unnecessary NULL checkDan Carpenter1-1/+1
2020-07-14drm/amd/display: Add missing DCN30 registers and fields for OTG_CRC_CNTL2Nicholas Kazlauskas1-0/+9
2020-07-14drm/amd/display: handle failed allocation during stream constructionJosip Pavic1-3/+16
2020-07-14drm/amd/display: 3.2.94Aric Cyr1-1/+1
2020-07-14drm/amd/display: fix dcn3 p_state_change_support validation (v2)Dmytro Laktyushkin2-7/+41
2020-07-14drm/amd/display: p-state warning occurs while changing resolution from 120hz to 60hzhersen wu1-2/+34
2020-07-14drm/amd/display: reduce sr_xxx_time by 3 us when ppt disableChiawen Huang4-3/+55
2020-07-14drm/amd/display: Power down hardware if set mode is not called before timeoutSung Lee8-32/+52
2020-07-14drm/amd/display: update dml varDmytro Laktyushkin2-6/+4
2020-07-10Revert "drm/amd/display: add mechanism to skip DCN init"Changfeng4-15/+24
2020-07-10drm/amd/display: Fix CSC remap matrix not being applied on dcn30Nicholas Kazlauskas1-13/+14
2020-07-10drm/amd/display: Use VUPDATE_NO_LOCK instead of VUPDATE for dcn30Nicholas Kazlauskas1-10/+18
2020-07-08drm/amd/display: Add missing reg mask for dcn3Bhawanpreet Lakha1-0/+1
2020-07-08drm/amd/display: Add logger for SMU msgWesley Chalmers1-3/+62
2020-07-08drm/amd/display: Request PHYCLK adjustment on PHY enable/disableJoshua Aberback6-25/+85
2020-07-08drm/amd/display: 3.2.93Anthony Koo1-1/+1
2020-07-08drm/amd/display: Register initIgor Kravchenko1-23/+35
2020-07-08drm/amd/display: Add diags scaling log by defaultDmytro Laktyushkin1-13/+26
2020-07-02drm/amd/display: remove redundant initialization of variable resultColin Ian King1-2/+3
2020-07-02drm/amd/display: Only revalidate bandwidth on medium and fast updatesNicholas Kazlauskas1-4/+6
2020-07-02drm/amd/display: Enable 4 to 1 mpc combine for max detile useDmytro Laktyushkin1-8/+16
2020-07-02drm/amd/display: 3.2.92Aric Cyr1-1/+1
2020-07-02drm/amd/display: Add register key and status for edidJing Zhou2-0/+2
2020-07-02drm/amd/display: check dpcd read status of DP_DOWNSTREAM_PORT_0jinlong zhang1-52/+53
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.