aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/include/asic_reg/dcn (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-06-03drm/amd/display: Add dcn30 Headers (v2)Jerry (Fangzhi) Zuo4-0/+92947
2020-01-16drm/amd/include: Add OCSC registersRodrigo Siqueira4-2/+24
2019-12-18drm/amdgpu: move dpcs headers to dpcs includesRoman Li2-3995/+0
2019-10-17drm/amd/display: Add DP_DPHY_INTERNAL_CTR regsBhawanpreet Lakha1-0/+10
2019-08-29drm/amd/display: Add Renoir registers (v3)Bhawanpreet Lakha4-0/+74495
2019-06-22drm/amd/display: Create DWB resource for DCN2Charlene Liu2-0/+20
2019-06-20drm/amdgpu: add DCN 2.0 register headersHawking Zhang2-0/+85539
2019-04-23drm/amd/include: Add HUBPREQ_DEBUG register offsetsLeo Li1-0/+8
2018-04-11drm/amdgpu: Add CM_TEST_DEBUG regs for DCNHarry Wentland2-3/+24
2018-02-19drm/amd/display: Adding missing TMZ sh/mask entries for DCN1 SURFACE_CONTROLHarry Wentland1-0/+14
2017-12-06drm/amd/include:cleanup raven1 dcn header files.Feifei Xu2-0/+68414