aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/i915/display/intel_dpll_mgr.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2024-12-16drm/i915/uncore: add to_intel_uncore() and use itJani Nikula1-0/+1
2024-10-30drm/i915/dpio: convert to struct intel_displayJani Nikula1-2/+4
2024-10-29drm/i915/display: convert I915_STATE_WARN() to struct intel_displayJani Nikula1-43/+47
2024-08-16drm/i915/hti: convert to struct intel_displayJani Nikula1-1/+2
2024-07-30drm/i915: Fix possible int overflow in skl_ddi_calculate_wrpll()Nikita Zhandarovich1-3/+3
2024-04-19drm/i915/dpio: Extract bxt_dpio_phy_regs.hVille Syrjälä1-0/+1
2024-04-19drm/i915/dpio: Add per-lane PHY TX register definitons for bxt/glkVille Syrjälä1-1/+1
2024-04-17drm/i915: Carve up struct intel_dpll_hw_stateVille Syrjälä1-63/+120
2024-04-17drm/i915: Pass the PLL hw_state to pll->enable()Ville Syrjälä1-32/+37
2024-04-17drm/i915: Introduce some local PLL state variablesVille Syrjälä1-40/+50
2024-04-17drm/i915: Rename PLL hw_state variables/argumentsVille Syrjälä1-111/+112
2024-03-21drm/i915/display: use intel_encoder_is/to_* functionsJani Nikula1-15/+7
2024-03-18drm/i915: Do not match JSL in ehl_combo_pll_div_frac_wa_needed()Jonathon Hall1-1/+1
2024-03-15drm/i915: Convert intel_dpll_dump_hw_state() to drm_printerVille Syrjälä1-58/+47
2024-02-15drm/i915: Add PLL .compare_hw_state() vfuncVille Syrjälä1-0/+95
2024-02-15drm/i915: Reuse ibx_dump_hw_state() for gmch platformsVille Syrjälä1-7/+1
2024-01-26drm/i915: Convert PLL flags to booleansVille Syrjälä1-10/+9
2024-01-26drm/i915: Suppress old PLL pipe_mask checks for MG/TC/TBT PLLsVille Syrjälä1-4/+19
2024-01-26drm/i915: Include the PLL name in the debug messagesVille Syrjälä1-19/+20
2024-01-23drm/i915: Try to preserve the current shared_dpll for fastset on type-c portsVille Syrjälä1-1/+7
2024-01-19drm/i915: Replace a memset() with zero initializationVille Syrjälä1-3/+1
2023-11-24drm/i915: Stop printing pipe name as hexVille Syrjälä1-1/+1
2023-10-31drm/i915: Extract _intel_{enable,disable}_shared_dpll()Ville Syrjälä1-14/+23
2023-10-31drm/i915: Move the DPLL extra power domain handling up one levelVille Syrjälä1-6/+10
2023-10-31drm/i915: Abstract the extra JSL/EHL DPLL4 power domain betterVille Syrjälä1-22/+8
2023-10-31drm/i915: Use named initializers for DPLL infoVille Syrjälä1-63/+67
2023-10-06drm/i915: Simplify DPLL state checker calling conventionVille Syrjälä1-5/+9
2023-10-06drm/i915: Constify the crtc states in the DPLL checkerVille Syrjälä1-3/+3
2023-10-04drm/i915: s/dev_priv/i915/ in the shared_dpll codeVille Syrjälä1-440/+440
2023-10-04drm/i915: Introduce for_each_shared_dpll()Ville Syrjälä1-21/+17
2023-10-04drm/i915: Decouple I915_NUM_PLLS from PLL IDsVille Syrjälä1-2/+24
2023-10-04drm/i915: Stop requiring PLL index == PLL IDVille Syrjälä1-27/+36
2023-08-30Merge tag 'drm-next-2023-08-30' of git://anongit.freedesktop.org/drm/drmLinus Torvalds1-12/+17
2023-08-18drm/i915: Move abs_diff() to math.hAndy Shevchenko1-0/+1
2023-08-07drm/i915/adlp: s/ADLP/ALDERLAKE_P for display and graphics stepDnyaneshwar Bhadane1-1/+1
2023-08-07drm/i915/jsl: s/JSL/JASPERLAKE for platform/subplatform definesDnyaneshwar Bhadane1-10/+15
2023-08-07drm/i915/hsw: s/HSW/HASWELL for platform/subplatform definesDnyaneshwar Bhadane1-1/+1
2023-05-16drm/i915: Make the CRTC state consistent during sanitize-disablingImre Deak1-1/+1
2023-05-16drm/i915: Add helpers to reference/unreference a DPLL for a CRTCImre Deak1-12/+46
2023-05-15drm/i915/display: add i915 parameter to I915_STATE_WARN()Jani Nikula1-14/+16
2023-05-15drm/i915/dpll: drop a useless I915_STATE_WARN_ON()Jani Nikula1-2/+0
2023-04-14drm/i915/mtl: Add Support for C10 PHY message bus and pll programmingRadhakrishna Sripada1-1/+1
2023-02-16drm/i915/display/dpll: use intel_de_rmw if possibleAndrzej Hajda1-112/+53
2023-01-18drm/i915: move pch_ssc_use to display sub-struct under dpllJani Nikula1-2/+2
2022-11-17drm/i915/hti: abstract hti handlingJani Nikula1-9/+2
2022-11-11drm/i915: stop including i915_irq.h from i915_trace.hJani Nikula1-0/+1
2022-10-26drm/i915/tgl+: Sanitize DKL PHY register definitionsImre Deak1-24/+24
2022-10-26drm/i915/tgl+: Move DKL PHY register definitions to intel_dkl_phy_regs.hImre Deak1-0/+1
2022-10-26drm/i915: Rename intel_tc_phy_regs.h to intel_mg_phy_regs.hImre Deak1-1/+1
2022-10-26drm/i915/tgl+: Add locking around DKL PHY register accessesImre Deak1-32/+27
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.