aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/pci/setup-bus.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2025-03-27Merge branch 'pci/misc'Bjorn Helgaas1-1/+1
2025-03-20PCI: Make pci_setup_bridge() staticIlpo Järvinen1-1/+1
2025-03-08PCI: Fix typosBjorn Helgaas1-1/+1
2025-03-07PCI: Increase Resizable BAR support from 512 GB to 128 TBZhiyuan Dai1-1/+1
2025-02-18PCI: Rework optional resource handlingIlpo Järvinen1-31/+58
2025-02-18PCI: Perform reset_resource() and build fail list in syncIlpo Järvinen1-6/+29
2025-02-18PCI: Use res->parent to check if resource is assignedIlpo Järvinen1-1/+1
2025-02-18PCI: Add debug print when releasing resources before retryIlpo Järvinen1-2/+12
2025-02-18PCI: Indicate optional resource assignment failuresIlpo Järvinen1-2/+6
2025-02-18PCI: Always have realloc_head in __assign_resources_sorted()Ilpo Järvinen1-2/+6
2025-02-18PCI: Extend enable to check for any optional resourceIlpo Järvinen1-0/+12
2025-02-18PCI: Add restore_dev_resource()Ilpo Järvinen1-20/+15
2025-02-18PCI: Consolidate assignment loop next round preparationIlpo Järvinen1-62/+42
2025-02-18PCI: Rename retval to retIlpo Järvinen1-5/+4
2025-02-18PCI: Use while loop and break instead of gotosIlpo Järvinen1-106/+106
2025-02-18PCI: Refactor pdev_sort_resources() & __dev_sort_resources()Ilpo Järvinen1-21/+23
2025-02-18PCI: Converge return paths in __assign_resources_sorted()Ilpo Järvinen1-2/+3
2025-02-18PCI: Add dev & res local variables to resource assignment funcsIlpo Järvinen1-29/+37
2025-02-18PCI: Add pci_resource_num() helperIlpo Järvinen1-5/+5
2025-02-18PCI: Check resource_size() separatelyIlpo Järvinen1-2/+5
2025-02-18PCI: Add pci_resource_is_iov() to identify IOV resourcesMichał Winiarski1-4/+3
2025-02-18PCI: Use resource_set_{range,size}() helpersIlpo Järvinen1-9/+6
2025-02-18PCI: Use SZ_* instead of literals in setup-bus.cIlpo Järvinen1-4/+4
2025-02-18PCI: Fix old_size lower bound in calculate_iosize() tooIlpo Järvinen1-4/+2
2025-02-18PCI: Allow relaxed bridge window tail sizing for optional resourcesIlpo Järvinen1-1/+13
2025-02-18PCI: Simplify size1 assignment logicIlpo Järvinen1-7/+14
2025-02-18PCI: Use min_align, not unrelated add_align, for size0Ilpo Järvinen1-1/+1
2025-02-18PCI: Remove add_align overwrite unrelated to size0Ilpo Järvinen1-1/+0
2025-02-18PCI: Use downstream bridges for distributing resourcesKai-Heng Feng1-2/+1
2024-10-18PCI: Improve pdev_sort_resources() warning messageIlpo Järvinen1-2/+3
2024-10-10PCI: Add ALIGN_DOWN_IF_NONZERO() helperIlpo Järvinen1-6/+7
2024-10-10PCI: Use resource_set_{range,size}() helpersIlpo Järvinen1-20/+15
2024-06-12PCI: Relax bridge window tail sizing rulesIlpo Järvinen1-2/+77
2024-06-12PCI: Make minimum bridge window alignment reference more obviousIlpo Järvinen1-2/+4
2024-05-28PCI: Fix resource double counting on remove & rescanIlpo Järvinen1-4/+2
2023-12-15PCI: Use resource names in PCI log messagesPuranjay Mohan1-10/+20
2023-10-05PCI: Make pci_assign_unassigned_resources() non-initRandy Dunlap1-1/+1
2023-08-25PCI: Fix typos in docs and commentsBjorn Helgaas1-1/+1
2023-04-05PCI: Make pci_bus_for_each_resource() index optionalAndy Shevchenko1-6/+4
2023-04-04PCI: Introduce pci_dev_for_each_resource()Mika Westerberg1-17/+10
2023-02-07PCI: Distribute available resources for root buses, tooMika Westerberg1-1/+56
2023-02-07PCI: Take other bus devices into account when distributing resourcesMika Westerberg1-70/+106
2023-02-07PCI: Align extra resources for hotplug bridges properlyMika Westerberg1-6/+19
2022-10-14Revert "PCI: Distribute available resources for root buses, too"Bjorn Helgaas1-61/+1
2022-09-21PCI: Fix whitespace and indentationMika Westerberg1-1/+1
2022-09-21PCI: Distribute available resources for root buses, tooMika Westerberg1-1/+61
2022-09-21PCI: Move pci_assign_unassigned_root_bus_resources()Mika Westerberg1-113/+113
2022-03-22Merge branch 'pci/misc'Bjorn Helgaas1-1/+1
2022-03-22PCI: Remove unused assignmentsBjorn Helgaas1-1/+1
2022-03-03PCI: Support BAR sizes up to 8TBDongdong Liu1-1/+1
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.