aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/call-graph-from-postgresql.py (unfollow)
AgeCommit message (Expand)AuthorFilesLines
2017-01-27drm/amdgpu: fix reboot failure issue for virtualizationXiangliang Yu1-0/+6
2017-01-27drm/amd/amdgpu: Add PCI info to gca_config debugfsTom St Denis1-1/+7
2017-01-27drm/amdgpu:insert switch buffer only for VM submitMonk Liu1-1/+1
2017-01-27drm/amdgpu:Preamble is forbid to be ignored in SRIOVMonk Liu1-1/+2
2017-01-27drm/amdgpu:set cond_exec polling value to 1 in ring_initMonk Liu2-4/+3
2017-01-27drm/amdgpu:in cntx_ctrl we need insert meta-init for CE/DE(V2)Monk Liu1-1/+9
2017-01-27drm/amdgpu:introduce new flag to identify VM domain for cntx_ctrlMonk Liu2-0/+4
2017-01-27drm/amdgpu:implement CE/DE meta-init routinesMonk Liu1-0/+61
2017-01-27drm/amdgpu:implement ring_write_multipleMonk Liu1-0/+31
2017-01-27drm/amdgpu:add META_DATA struct for CSA/SRIOV v2Monk Liu3-0/+120
2017-01-27drm/amdgpu: refine ci uvd dpm code.Rex Zhu1-1/+10
2017-01-27drm/amdgpu: simplify allocation of scratch regsNils Wallménius5-34/+11
2017-01-27drm/amdgpu: Refactor flip into prepare submit and submit. (v3)Andrey Grodzovsky2-28/+123
2017-01-27drm/amdgpu: Switch error code when bo pin fails. (v3)Andrey Grodzovsky1-1/+0
2017-01-27drm/amdgpu/gfx8: fix bugon.cocci warningsJulia Lawall1-2/+1
2017-01-27drm/amdgpu: use the num_rings variable for checking vce ringsAlex Deucher1-2/+2
2017-01-27drm/amd/amdgpu: fix locking in bo creation error pathNicolai Hähnle1-1/+2
2017-01-27drm/amd/amdgpu: lock reservation object while creating shadow boNicolai Hähnle1-0/+9
2017-01-27drm/amdgpu: fix typo of CGTSHuang Rui1-1/+1
2017-01-27drm/amdgpu: do not reset gpu for virtualizationXiangliang Yu1-0/+3
2017-01-27drm/amdgpu/virt: enable virtual displayXiangliang Yu1-0/+4
2017-01-27drm/amdgpu/vi: add support virtualizationXiangliang Yu1-2/+32
2017-01-27drm/amdgpu: request/release full gpu access if device is vfXiangliang Yu2-1/+15
2017-01-27drm/amdgpu/virt: implement VI virt operation interfacesXiangliang Yu4-1/+651
2017-01-27drm/amdgpu/virt: add high level interfaces for virtXiangliang Yu2-5/+85
2017-01-27drm/amdgpu/virt: use kiq to access registers (v2)Xiangliang Yu4-0/+75
2017-01-27drm/amdgpu/virt: add runtime flagXiangliang Yu1-0/+4
2017-01-27drm/amdgpu/gfx8: implement emit_rreg/wreg functionXiangliang Yu2-0/+38
2017-01-27drm/amdgpu/ring: add two interfaces to support r/w registers with kiqXiangliang Yu2-0/+4
2017-01-27drm/amdgpu:invoke CSA functions (v2)Monk Liu3-0/+40
2017-01-27drm/amdgpu:add new file for SRIOVMonk Liu3-1/+98
2017-01-27drm/amdgpu:new field members for SRIOVMonk Liu2-0/+8
2017-01-27drm/amd/amdgpu: add check that shadow page tables are GPU-accessibleNicolai Hähnle1-3/+6
2017-01-27drm/amd/amdgpu: add check that shadow page directory is GPU-accessibleNicolai Hähnle1-3/+8
2017-01-27drm/amd/amdgpu: add amdgpu_bo_gpu_accessible helper functionNicolai Hähnle1-0/+9
2017-01-27drm/amd/amdgpu: move eviction counting to amdgpu_bo_move_notifyNicolai Hähnle2-4/+4
2017-01-27drm/ttm: add evict parameter to ttm_bo_driver::move_notifyNicolai Hähnle10-8/+22
2017-01-27drm/amdgpu: refine vce3.0 initialize.Rex Zhu2-18/+35
2017-01-27drm/amdgpu: extend profiling mode.Rex Zhu6-26/+154
2017-01-27drm/amd/powerplay: refine DIDT feature in Powerplay.Rex Zhu2-49/+179
2017-01-27drm/amd/powerplay: add new smu message.Rex Zhu1-0/+3
2017-01-27drm/amd/powerplay: Configuring DIDT blocks only SQ enabled on Polaris11.Rex Zhu1-9/+12
2017-01-27drm/amdgpu: fix bug return invalid value to sysfs.Rex Zhu1-1/+1
2017-01-27drm/amdgpu: add get clockgating_state method for vce v3Huang Rui2-4/+37
2017-01-27drm/amdgpu: add get clockgating_state method for uvd v5&v6Huang Rui3-4/+63
2017-01-27drm/amdgpu: add get clockgating_state method for vi commonHuang Rui1-0/+27
2017-01-27drm/amdgpu: add get clockgating_state method for sdma v3Huang Rui1-0/+17
2017-01-27drm/amdgpu: add get clockgating_state method for gmc v8Huang Rui1-0/+16
2017-01-27drm/amdgpu: add get clockgating_state method for gfx v8Huang Rui1-0/+40
2017-01-27drm/amdgpu: add parse clock gating stateHuang Rui2-0/+39
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.