aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py (unfollow)
AgeCommit message (Expand)AuthorFilesLines
2024-01-11riscv: Use hugepage mappings for vmemmapAlexandre Ghiti1-1/+20
2024-01-11dt-bindings: riscv: Document cbop-block-sizeDaniel Henrique Barboza1-0/+5
2024-01-11dt-bindings: riscv: permit numbers in "riscv,isa"Conor Dooley1-1/+1
2024-01-11dt-bindings: riscv: cpus: Clarify mmu-type interpretationSamuel Holland1-2/+2
2024-01-11riscv: sbi: Introduce system suspend supportAndrew Jones3-1/+54
2024-01-10riscv: errata: thead: use pa based instructions for CMOJisheng Zhang1-12/+6
2024-01-10riscv: errata: thead: use riscv_nonstd_cache_ops for CMOJisheng Zhang3-46/+80
2024-01-10RISC-V: Enable SBI based earlycon supportAnup Patel1-0/+1
2024-01-10tty: Add SBI debug console support to HVC SBI driverAtish Patra2-8/+31
2024-01-10tty/serial: Add RISC-V SBI debug console based earlyconAnup Patel2-4/+25
2024-01-10RISC-V: Add SBI debug console helper routinesAnup Patel2-0/+71
2024-01-10RISC-V: Add stubs for sbi_console_putchar/getchar()Anup Patel1-0/+5
2024-01-10riscv: Fix relocation_hashtable sizeCharlie Jenkins1-1/+1
2024-01-10riscv: Correctly free relocation hashtable on errorCharlie Jenkins1-3/+7
2024-01-10riscv: Fix module loading free orderCharlie Jenkins1-1/+1
2024-01-09riscv: select DCACHE_WORD_ACCESS for efficient unaligned access HWJisheng Zhang4-0/+74
2024-01-09riscv: introduce RISCV_EFFICIENT_UNALIGNED_ACCESSJisheng Zhang2-0/+15
2024-01-09riscv: hwprobe: export Zicond extensionClément Léger3-0/+7
2024-01-09riscv: hwprobe: export Zacas ISA extensionClément Léger3-0/+6
2024-01-09riscv: add ISA extension parsing for ZacasClément Léger2-0/+2
2024-01-09dt-bindings: riscv: add Zacas ISA extension descriptionClément Léger1-0/+6
2024-01-09riscv: hwprobe: export Ztso ISA extensionClément Léger3-0/+6
2024-01-09riscv: add ISA extension parsing for ZtsoClément Léger2-0/+2
2024-01-09use linux/export.h rather than asm-generic/export.hAl Viro5-5/+5
2024-01-09riscv: Remove SHADOW_OVERFLOW_STACK_SIZE macroSong Shuai1-1/+0
2024-01-09riscv; fix __user annotation in save_v_state()Ben Dooks1-1/+1
2024-01-09riscv: fix __user annotation in traps_misaligned.cBen Dooks1-3/+3
2024-01-09riscv: Select ARCH_WANTS_NO_INSTRJisheng Zhang1-0/+1
2024-01-09riscv: Remove obsolete rv32_defconfig fileSamuel Holland1-139/+0
2024-01-09riscv: Allow disabling of BUILTIN_DTB for XIPFrederik Haxel2-4/+6
2024-01-09riscv: Fixed wrong register in XIP_FIXUP_FLASH_OFFSET macroFrederik Haxel1-1/+1
2024-01-09riscv: Make XIP bootable againFrederik Haxel2-2/+7
2024-01-09riscv: Fix set_direct_map_default_noflush() to reset _PAGE_EXECAlexandre Ghiti1-1/+1
2024-01-09riscv: Fix module_alloc() that did not reset the linear mapping permissionsAlexandre Ghiti1-1/+2
2024-01-09riscv: Fix wrong usage of lm_alias() when splitting a huge linear mappingAlexandre Ghiti1-2/+7
2024-01-09riscv: Check if the code to patch lies in the exit sectionAlexandre Ghiti4-1/+15
2024-01-04riscv: Use the same CPU operations for all CPUsSamuel Holland5-23/+18
2024-01-04riscv: Remove unused members from struct cpu_operationsSamuel Holland8-58/+1
2024-01-04riscv: Deduplicate code in setup_smp()Samuel Holland1-20/+11
2024-01-03RISC-V: selftests: Add which-cpus hwprobe testAndrew Jones2-1/+158
2024-01-03RISC-V: hwprobe: Introduce which-cpus flagAndrew Jones5-14/+204
2024-01-03RISC-V: Move the hwprobe syscall to its own fileAndrew Jones3-285/+290
2024-01-03RISC-V: hwprobe: Clarify cpus size parameterAndrew Jones6-30/+23
2024-01-03RISC-V: Remove the removed single-letter extensionsPalmer Dabbelt2-10/+0
2023-12-20riscv: Use accessors to page table entries instead of direct dereferenceAlexandre Ghiti10-113/+128
2023-12-20riscv: mm: Only compile pgtable.c if MMUAlexandre Ghiti1-2/+1
2023-12-20mm: Introduce pudp/p4dp/pgdp_get() functionsAlexandre Ghiti2-0/+23
2023-12-20riscv: Use WRITE_ONCE() when setting page table entriesAlexandre Ghiti2-5/+5
2023-12-20dt-bindings: riscv: cpus: Add AMD MicroBlaze V compatibleMichal Simek1-0/+1
2023-12-12dt-bindings: riscv: add Zfa ISA extension descriptionClément Léger1-0/+6