aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py (unfollow)
AgeCommit message (Collapse)AuthorFilesLines
2015-12-22ARM: dts: TS-4800: use weim IP to map the FPGADamien Riegel1-21/+39
Previously, the device tree mapped the FPGA like any other IPs inside the SoC, but it is actually mapped through the WEIM (Wireless External Interface Module). This patch updates the device tree to make use of it. About the timings: in the image provided by the manufacturer, only CS0GCR1 is changed. The other values are the default ones, but the WEIM bindings expect them to be all explicitly set in the device tree, so I just put the default values in the dt. Signed-off-by: Damien Riegel <damien.riegel@savoirfairelinux.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2015-12-22ARM: dts: TS-4800: drop uart rts/cts pin reservationsDamien Riegel1-4/+0
These pins are actually not routed for UARTs, they should not be reserved. Signed-off-by: Damien Riegel <damien.riegel@savoirfairelinux.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2015-12-22ARM: dts: imx6: add Vivante GPU nodesLucas Stach3-0/+41
This adds the device nodes for 2D, 3D and VG GPU cores. Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk> Signed-off-by: Lucas Stach <l.stach@pengutronix.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2015-12-22ARM: dts: imx28: add alternate auart4 pinmuxMans Rullgard1-0/+11
Add auart4 2-pin configuration on auart0 rts/cts pads. Signed-off-by: Mans Rullgard <mans@mansr.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2015-12-22ARM: dts: ls1021a: add sata node to dtsTang Yuantian3-0/+19
Added sata node to ls1021aqds and ls1021atwr board to support sata function. Signed-off-by: Tang Yuantian <Yuantian.Tang@freescale.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2015-12-22ARM: dts: TS-4800: add basic device treeDamien Riegel2-1/+182
This device tree adds support for TS-4800 by Technologic Systems. This board is based on MX51-babbage, but there are some subtle differences in the pins used, and there is an additional FPGA that is memory-mapped. More details here: http://wiki.embeddedarm.com/wiki/TS-4800 Signed-off-by: Damien Riegel <damien.riegel@savoirfairelinux.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>