aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-postgresql.py (unfollow)
AgeCommit message (Collapse)AuthorFilesLines
2020-09-05arm64: dts: imx8mm-ddr4-evk: Align pin configuration group names with schemaKrzysztof Kozlowski1-1/+1
Device tree schema expects pin configuration groups to end with 'grp' suffix, otherwise dtbs_check complain with a warning like: ... do not match any of the regexes: 'grp$', 'pinctrl-[0-9]+' Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-09-05arm64: dts: imx8mm-evk: Align pin configuration group names with schemaKrzysztof Kozlowski2-7/+7
Device tree schema expects pin configuration groups to end with 'grp' suffix, otherwise dtbs_check complain with a warning like: ... do not match any of the regexes: 'grp$', 'pinctrl-[0-9]+' Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-09-05arm64: dts: imx8mm-evk: Add 32.768 kHz clock to PMICKrzysztof Kozlowski1-0/+4
The ROHM BD71847 PMIC has a 32.768 kHz clock. Adding necessary parent allows to probe the bd718x7 clock driver fixing boot errors: bd718xx-clk bd71847-clk.1.auto: No parent clk found bd718xx-clk: probe of bd71847-clk.1.auto failed with error -22 Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Acked-By: Matti Vaittinen <matti.vaittinen@fi.rohmeurope.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-09-05arm64: dts: imx8mm-beacon: Align pin configuration group names with schemaKrzysztof Kozlowski2-10/+10
Device tree schema expects pin configuration groups to end with 'grp' suffix. This fixes dtbs_check warnings like: pinctrl@30330000: 'pcal6414-gpio', 'pmicirq', 'usdhc1grp100mhz', 'usdhc1grp200mhz', 'usdhc1grpgpio', 'usdhc2grp100mhz', 'usdhc2grp200mhz', 'usdhc2grpgpio', 'usdhc3grp100mhz', 'usdhc3grp200mhz' do not match any of the regexes: 'grp$', 'pinctrl-[0-9]+' Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-09-05arm64: dts: imx8mm: Add imx8mm ddr4 evk board supportJacky Bai2-0/+58
Add the board dts support for i.MX8MM DDR4 EVK board. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-09-05arm64: dts: imx8mm: Split the imx8mm evk board dts to a common dtsiJacky Bai2-492/+506
There are two type of i.MX8MM EVK board, one is populated with LPDDR4(default dts), and one is populated with DDR4. these two boards share most of the board design, but still have some difference. imx8mm-evk has emmc support, imx8mm-ddr4-evk has gpmi nand support. And also, the BT/WIFI module is different. So move the common dts part into imx8mm-evk.dtsi for reuse. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-08-31arm64: dts: imx8mq-librem5-devkit: Add missing clock-cells to PMICKrzysztof Kozlowski1-0/+1
The PMIC node can be a clock provider (for its 32 kHz clock) and authors of imx8mq-librem5-devkit.dts apparently wanted this because they added input clock and clock-output-names. Add necessary clock-cells to the PMIC node. Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Reviewed-and-tested-by: Martin Kepplinger <martink@posteo.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-08-31arm64: dts: freescale: Fix SP805 clock-namesAndre Przywara3-18/+18
The SP805 binding sets the order of the clock-names to be: "wdog_clk", "apb_pclk" (in exactly that order). Change the order in the DTs for Freescale platforms to match that. The two clocks given in all nodes are actually the same, so that does not change any behaviour. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2020-08-31arm64: dts: imx8mm-var-som-symphony: Add Variscite Symphony board with VAR-SOM-MX8MMKrzysztof Kozlowski2-0/+247
Add a DTS for Variscite Symphony evaluation kit with VAR-SOM-MX8MM System on Module. Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Signed-off-by: Shawn Guo <shawnguo@kernel.org>