aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/tools/perf/scripts/python/export-to-sqlite.py (unfollow)
AgeCommit message (Expand)AuthorFilesLines
2024-06-25drm/i915/psr: Check panel ALPM capability for eDP Panel ReplayJouni Högander1-0/+7
2024-06-24drm/i915: Use the same vblank worker for atomic unpinMaarten Lankhorst5-2/+49
2024-06-24drm/i915: Use vblank worker to unpin old legacy cursor fb safelyVille Syrjälä3-2/+30
2024-06-24drm: Add drm_vblank_work_flush_all().Maarten Lankhorst2-0/+24
2024-06-24drm/i915: Nuke the TGL+ chroma plane tile row alignment stuffVille Syrjälä3-26/+1
2024-06-24drm/i915: Update plane alignment requirements for TGL+Ville Syrjälä1-43/+56
2024-06-24drm/i915: Move intel_surf_alignment() into skl_univerals_plane.cVille Syrjälä3-80/+78
2024-06-24drm/i915: Split pre-skl platforms out from intel_surf_alignment()Ville Syrjälä3-18/+96
2024-06-24drm/i915: Split cursor alignment to per-platform vfuncsVille Syrjälä3-21/+38
2024-06-24drm/i915: Introduce fb->min_alignmentVille Syrjälä4-20/+34
2024-06-24drm/i915: Introduce the plane->min_alignment() vfuncVille Syrjälä12-37/+89
2024-06-24drm: Export drm_plane_has_format()Ville Syrjälä3-2/+12
2024-06-24drm: Rename drm_plane_check_pixel_format() to drm_plane_has_format()Ville Syrjälä4-23/+16
2024-06-24drm/i915/display: Consider adjusted_pixel_rate to be u64Mitul Golani1-1/+1
2024-06-24drm/i915/psr: Set DP_PSR_SU_REGION_SCANLINE_CAPTURE bit when neededJouni Högander1-0/+3
2024-06-20drm/xe: Use the encoder suspend helper also used by the i915 driverImre Deak1-16/+2
2024-06-20drm/i915: Pass intel_display to the encoder suspend/shutdown helpersImre Deak3-18/+18
2024-06-20drm/i915: Move encoder suspend/shutdown helpers to intel_encoder.cImre Deak3-47/+52
2024-06-20drm/i915/dsb: Document that the ATS fault bits are for mtl+Ville Syrjälä1-2/+2
2024-06-20drm/i915: Drop useless intel_dsb.h includeVille Syrjälä1-1/+0
2024-06-20drm/i915/dsb: Add i915.enable_dsb module parameterVille Syrjälä3-0/+7
2024-06-20drm/i915/dsb: Convert the DSB code to use intel_display rather than i915Ville Syrjälä1-26/+26
2024-06-20drm/i915/dsb: Plumb the whole atomic state into intel_dsb_prepare()Ville Syrjälä3-6/+11
2024-06-20drm/i915: Pass the whole atomic state to intel_color_prepare_commit()Ville Syrjälä3-9/+13
2024-06-20drm/i915: Introduce intel_mode_vdisplay()Ville Syrjälä2-0/+11
2024-06-20drm/i915: Add flip done tracepointVille Syrjälä2-0/+24
2024-06-20drm/i915: Add async flip tracepointVille Syrjälä4-7/+50
2024-06-20drm/i915: Extract intel_crtc_arm_vblank_event()Ville Syrjälä2-10/+20
2024-06-19drm/i915: Enable plane/pipeDMC ATS fault interrupts on mtlVille Syrjälä2-0/+12
2024-06-19drm/i915: Enable pipeDMC fault interrupts on tgl+Ville Syrjälä2-2/+15
2024-06-19drm/i915: Nuke the intermediate pipe fault bitmasksVille Syrjälä2-22/+22
2024-06-19drm/i915: Extend GEN9_PIPE_PLANE_FLIP_DONE() to cover all universal planesVille Syrjälä1-1/+5
2024-06-19drm/i915: Sort bdw+ pipe interrupt bitsVille Syrjälä1-11/+11
2024-06-19drm/i915: Document bdw+ pipe interrupt bitsVille Syrjälä1-21/+21
2024-06-19drm/i915: Use REG_BIT() for bdw+ pipe interruptsVille Syrjälä1-27/+27
2024-06-19intel_alpm: Fix wrong offset for PORT_ALPM_* registersJouni Högander2-4/+7
2024-06-19Revert "drm/i915/psr: Disable early transport by default"Jouni Högander1-3/+0
2024-06-19drm/i915/psr: Add new debug bit to disable Panel ReplayJouni Högander2-3/+9
2024-06-19drm/i915/psr: Disable PSR/Panel Replay on sink side for PSR onlyJouni Högander1-6/+6
2024-06-19drm/i915/psr: Disable PSR2 SU Region ET if enable_psr module parameter is setJouni Högander1-1/+12
2024-06-19drm/i915/psr: Disable Panel Replay if PSR mode is set via module parameterJouni Högander2-4/+26
2024-06-19drm/i915/alpm: Fix port clock usage in AUX Less wake time calculationJouni Högander1-1/+2
2024-06-19drm/i915/display: Wa 16021440873 is writing wrong registerJouni Högander2-11/+5
2024-06-19drm/i915/psr: Set SU area width as pipe src widthJouni Högander1-1/+1
2024-06-17drm/i915/display: Update calculation to avoid overflowMitul Golani1-4/+5
2024-06-17drm/i915/display: update handling of FBC when VT-d active workaroundVinod Govindapillai1-16/+6
2024-06-17drm/i915: move comments about FSB straps to proper placeJani Nikula2-10/+9
2024-06-17drm/i915/cdclk: use i9xx_fsb_freq() for rawclk_freq initializationJani Nikula1-43/+3
2024-06-17drm/i915: use i9xx_fsb_freq() for GT clock frequencyJani Nikula3-2/+4
2024-06-17drm/i915: extend the fsb_freq initialization to more platformsJani Nikula1-14/+41
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.