aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/arch/mips/loongson64/init.c
blob: 59ddadace83f37b6d3af1b4b83c103e0ac77b509 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2009 Lemote Inc.
 * Author: Wu Zhangjin, wuzhangjin@gmail.com
 */

#include <linux/irqchip.h>
#include <linux/logic_pio.h>
#include <linux/memblock.h>
#include <asm/bootinfo.h>
#include <asm/traps.h>
#include <asm/smp-ops.h>
#include <asm/cacheflush.h>
#include <asm/fw/fw.h>

#include <loongson.h>
#include <boot_param.h>

#define NODE_ID_OFFSET_ADDR	((void __iomem *)TO_UNCAC(0x1001041c))

u32 node_id_offset;

static void __init mips_nmi_setup(void)
{
	void *base;
	extern char except_vec_nmi[];

	base = (void *)(CAC_BASE + 0x380);
	memcpy(base, except_vec_nmi, 0x80);
	flush_icache_range((unsigned long)base, (unsigned long)base + 0x80);
}

void ls7a_early_config(void)
{
	node_id_offset = ((readl(NODE_ID_OFFSET_ADDR) >> 8) & 0x1f) + 36;
}

void rs780e_early_config(void)
{
	node_id_offset = 37;
}

void __init prom_init(void)
{
	fw_init_cmdline();
	prom_init_env();

	/* init base address of io space */
	set_io_port_base(PCI_IOBASE);

	loongson_sysconf.early_config();

	prom_init_numa_memory();

	/* Hardcode to CPU UART 0 */
	setup_8250_early_printk_port(TO_UNCAC(LOONGSON_REG_BASE + 0x1e0), 0, 1024);

	register_smp_ops(&loongson3_smp_ops);
	board_nmi_handler_setup = mips_nmi_setup;
}

void __init prom_free_prom_memory(void)
{
}

static __init void reserve_pio_range(void)
{
	struct logic_pio_hwaddr *range;

	range = kzalloc(sizeof(*range), GFP_ATOMIC);
	if (!range)
		return;

	range->fwnode = &of_root->fwnode;
	range->size = MMIO_LOWER_RESERVED;
	range->hw_start = LOONGSON_PCIIO_BASE;
	range->flags = LOGIC_PIO_CPU_MMIO;

	if (logic_pio_register_range(range)) {
		pr_err("Failed to reserve PIO range for legacy ISA\n");
		goto free_range;
	}

	if (WARN(range->io_start != 0,
			"Reserved PIO range does not start from 0\n"))
		goto unregister;

	/*
	 * i8259 would access I/O space, so mapping must be done here.
	 * Please remove it when all drivers can be managed by logic_pio.
	 */
	ioremap_page_range(PCI_IOBASE, PCI_IOBASE + MMIO_LOWER_RESERVED,
				LOONGSON_PCIIO_BASE,
				pgprot_device(PAGE_KERNEL));

	return;
unregister:
	logic_pio_unregister_range(range);
free_range:
	kfree(range);
}

void __init arch_init_irq(void)
{
	reserve_pio_range();
	irqchip_init();
}