<feed xmlns='http://www.w3.org/2005/Atom'>
<title>wireguard-openbsd/sys/arch/armv7/include/param.h, branch jd/queueboosts</title>
<subtitle>WireGuard implementation for the OpenBSD kernel</subtitle>
<id>https://git.zx2c4.com/wireguard-openbsd/atom/sys/arch/armv7/include/param.h?h=jd%2Fqueueboosts</id>
<link rel='self' href='https://git.zx2c4.com/wireguard-openbsd/atom/sys/arch/armv7/include/param.h?h=jd%2Fqueueboosts'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/'/>
<updated>2018-08-09T12:19:32Z</updated>
<entry>
<title>Define __HAVE_ACPI on arm64 and __HAVE_FDT on arm64, armv7 and octeon</title>
<updated>2018-08-09T12:19:32Z</updated>
<author>
<name>patrick</name>
<email>patrick@openbsd.org</email>
</author>
<published>2018-08-09T12:19:32Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=5483bc5650782f036096ae5803d9853d9761ecd0'/>
<id>urn:sha1:5483bc5650782f036096ae5803d9853d9761ecd0</id>
<content type='text'>
so that we can include firmware-dependant code in generic drivers to be
able to extract metadata information like MAC addresses and out-of-band
interrupts from the ACPI/FDT tables.

ok kettenis@
</content>
</entry>
<entry>
<title>Increase MSGBUFSIZE to 8 pages.</title>
<updated>2016-08-20T19:42:55Z</updated>
<author>
<name>kettenis</name>
<email>kettenis@openbsd.org</email>
</author>
<published>2016-08-20T19:42:55Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=9b01ad1b1daaa39fe0efe296697c16ae013f3c2a'/>
<id>urn:sha1:9b01ad1b1daaa39fe0efe296697c16ae013f3c2a</id>
<content type='text'>
ok deraadt@
</content>
</entry>
<entry>
<title>In the future, we shouldn't have one port port ARM SoC, that's just</title>
<updated>2013-09-04T14:38:24Z</updated>
<author>
<name>patrick</name>
<email>patrick@openbsd.org</email>
</author>
<published>2013-09-04T14:38:24Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=8eda2d14dce8aa0e7fb004c223d2283029a448b3'/>
<id>urn:sha1:8eda2d14dce8aa0e7fb004c223d2283029a448b3</id>
<content type='text'>
ridiculous.  This is the first step for a common and generic ARM port
for ARMv7 SoCs.
</content>
</entry>
</feed>
